CSE211: Compiler Design Oct. 27, 2022

- Topic: instruction-level parallelism (ILP)
 - dependency graphs/chains
 - loop unrolling
 - reductions
- Discussion questions:
 - What is instruction level parallelism?
 - How can modern processors exploit ILP?



- Remote lecture today
 - Feeling better but testing positive $\ensuremath{\mathfrak{S}}$
 - Will be back next week. That will complete the 2 weeks of isolation

• Homework 2 is out

- due Nov. 2
- if you don't have a partner let me know ASAP
- please get started if you haven't already
- great discussion on Piazza about local value numbering
- ask if you have any more questions!

- Midterm
 - released tomorrow by 8 AM
 - due the next Friday (Nov. 4) by midnight
 - Rules:
 - Open book, open internet, open notes.
 - Do not discuss the test with any other student while it is out.
 - Do not google (or otherwise search) for exact questions. It is fine to search for concepts.
 - Do not post questions to others on the internet (e.g. through discord or reddit)
 - Any question should be asked as a private post on Piazza. If it's a clarification that needs to be made to the whole class, I will do it in a public Piazza thread

- Midterm
 - Designed to take about 2 hours (not including studying)
 - Students report taking longer because they study while taking the test.
 - Students also report taking longer because they double check their answers and make the test nicely formatted.
 - Please look over the test as soon as it is released so that you roughly know how long it will take you.
 - LATE MIDTERMS WILL NOT BE ACCEPTED

- Mark your attendance for today after you watch the recording (or if you are attending live)
 - Please try to keep on top of this.
 - We have more attendance put in, please let us know within 1 week if there are any issues

Review SSA optimizations

ϕ instructions

• Example: how to convert this code into SSA?

int x; if (<some_condition>) {
 x = 5;
}
else {
 x = 7;
}
print(x)

ϕ instructions

• Example: how to convert this code into SSA?

int x; if (<some_condition>) { x0 = 5; } else { x1 = 7; } x2 = \$\phi(x0, x1);

print(x2)

number the variables



Converting to SSA

- Really Crude Approach
 - Every variable in every basic block has a phi node
- Maximal SSA
 - Every variable in every JOIN node in the cfg has a phi node
- Semi-pruned SSA
 - Computes dominance frontier
 - Variables assigned in block B need a phi node in the dominance frontier of B

Constant Propagation using SSA

What about across basic blocks?

x = 42;y = x + 5;

single block can be optimized using local value numbering

y = 47;

x = 42; z = 5; if (<some condition> { y = 5; } else { y = z; } w = y;

A simple lattice

- A set of symbols: {c₁, c₂, c₃ ...}
- Special symbols:
 - Top : T
 - Bottom : ⊥
- Meet operator: A

Lattices are an abstract algebra construct, with a few properties:

 $\bot \land x = \bot$ T $\land x = x$ Where x is any symbol

For constant propagation:

take the symbols to be integers

Simple meet operations for integers: if $c_i = c_j$: $c_i \land c_j = \bot$ else:

 $|c_i \wedge c_j = c_j$



Worklist: [x0,z2,y1,y3]

B0: i0 = ...; B1: $a0 = \phi(...);$ b1 = $\phi(\ldots)$; $c2 = \phi(\ldots);$ d3 = $\phi(\ldots)$; a5 = ...; c6 = ...; **br** ... B2, B5; B2: b7 = ...; c8 = ...; d9 = ...; B3: a10 = $\phi(...);$ b11 = $\phi(...);$ c12 = $\phi(\ldots)$; d13 = $\phi(\ldots)$; y14 = ...; z15 = ...; i16 = ...; br ... B1, B4;

B4: return

B5: a17 = ...; d18 = ...; br ... B6, B8;

B6: d19 = ...;

B7:
$$d20 = \phi(...);$$

 $c21 = \phi(...);$
 $b22 = ...;$

Converting out of SSA

Two approaches:

- 1. path tracking and conditionals
- 2. early assignment

Example using i in B1



An issue with early assignment algorithm













Known as the lost-copy problem there are algorithms for handling this (see book)



Similar problem called the Swap problem

CSE211: Compiler Design Oct. 27, 2022

- Topic: instruction-level parallelism (ILP)
 - dependency graphs/chains
 - loop unrolling
 - reductions
- Discussion questions:
 - What is instruction level parallelism?
 - How can modern processors exploit ILP?



Instruction-level Parallelism (ILP)

- Parallelism from a single stream of instructions.
 - Output of program must match exactly a sequential execution!
- Widely applicable:
 - most mainstream programming languages are sequential
 - most deployed hardware has components to execute ILP
- Can benefit from a combination of hardware and software scheduling
- While it can be done by hand, its better to implement in a compiler

• What type of instructions can be done in parallel?

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

x = z + w;a = b + c;

Two instructions are independent if the operand registers are disjoint from the result registers

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

x = z + w;a = b + c;

Two instructions are independent if the operand registers are disjoint from the result registers

instructions that are not independent cannot be executed in parallel

x	=	Ζ	+	W;
а	=	b	+	<mark>x</mark> ;

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

x = z + w;a = b + c;

Two instructions are independent if the operand registers are disjoint from the result registers

instructions that are not independent cannot be executed in parallel

 $\frac{\mathbf{x}}{\mathbf{a}} = \mathbf{z} + \mathbf{w};$ $\mathbf{a} = \mathbf{b} + \frac{\mathbf{x}}{\mathbf{x}};$

Many times, dependencies can be easily tracked in the compiler:

Easier with: + within a basic block + using SSA form Harder with: - memory locations

Different types of dependencies

- Data Dependence
- Control Dependence
- Memory Dependence

Data dependency graphs (DDG)

Quadratic formula

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$

A compiler will turn this into an *abstract syntax tree* (AST)



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b; r2 = 4 * a; r3 = r2 * c; r4 = r1 - r3; r5 = sqrt(r4); r6 = r0 - r5; r7 = 2 * a; r8 = r6 / r7;



Now we build a "data dependency graph" (DDG)

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```



```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```



```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```








Control dependencies

x = z + w;if (x > 100) a = b + c; Instructions in different CFG nodes have control-dependencies



True dependence: Read-after-write

a[i] = z + w; x = a[i]

True dependence: Read-after-write

a[i] = z + w; x = a[i] Output dependence: Write-after-write

a[i]	=	Z	+	W;
a[i]	=	а	+	b;

True dependence: Read-after-write

a[i] = z + w; x = a[i] Output dependence: Write-after-write

anti-dependence: Write-after-read

x = a[i]a[i] = z + w;

True dependence: Read-after-write

a[i] = z + w; x = a[i] Output dependence: Write-after-write

a[i] = z + w; a[i] = a + b; anti-dependence: Write-after-read

x = a[i] a[i] = z + w;

Dependencies can be removed

reg_a_i = z + w; a[i] = a + b; Dependencies can be delayed

True dependence: Read-after-write

a[i] = z + w; x = a[i] Output dependence: Write-after-write

a[i] = z + w;a[i] = a + b; anti-dependence: Write-after-read

x = a[i]a[i] = z + w;

Dependencies can be removed

reg_a_i = z + w; a[i] = a + b;

Can we just remove this line?

Dependencies can be delayed

All of this depends on accurate pointer analysis!

True dependence: Read-after-write

a[i] = z + w; x = a[i] Output dependence: Write-after-write

a[i] = z + w; a[i] = a + b; anti-dependence: Write-after-read

x = a[i] a[i] = z + w;

Dependencies can be removed

reg_a_i = z + w; a[i] = a + b; Dependencies can be delayed

All of this depends on accurate pointer analysis!

True dependence: Read-after-write

a[i] = z + w; x = a[i] Output dependence: Write-after-write

a[i] = z + w;a[j] = a + b;

Dependencies can be

a[i] = a + b;

reg a i = z + w;

removed

anti-dependence: Write-after-read

x = a[i]a[i] = z + w;

Dependencies can be delayed

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

instr1; instr2; instr3;



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

```
instr2;
instr3;
```

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1	stage 2	stage 3
instr2;	instr1;	

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



6 cycles for 3 independent instructions

Converges to 1 instruction per cycle

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

instr1; instr2; instr3;

What if the instructions depend on each other?



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

What if the instructions depend on each other?

instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

What if the instructions depend on each other?

instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

What if the instructions depend on each other?

instr2;



```
instr1;
```

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

instr2; instr3;

What if the instructions depend on each other?



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

What if the instructions depend on each other?

instr3;



instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

What if the instructions depend on each other?

9 cycles for 3 instructions

converges to 3 cycles per instruction



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

instr1; instrX0; instrX1; instr2; instrX2; instrX3; instr3;



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

instrX0; instrX1; instr2; instrX2; instrX3; instr3;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline





- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



instr2; <mark>instrX2;</mark> <mark>instrX3;</mark> instr3;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline





- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;
instr2;
instr3;

Say instr2; and instr3; have a control dependence on instr1;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

instr2;
instr3;

Say instr2; and instr3; have a control dependence on instr1;



instr1;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

Say instr2; and instr3; have a control dependence on instr1;



- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline

stage 1stage 2stage 3instr3;instr2;instr1;speculativespeculative

Say instr2; and instr3; have a control dependence on instr1;

- Pipeline parallelism
- Abstract mental model for compiler:
 - N-stage pipeline
 - N instructions can be in-flight
 - Dependencies stall pipeline



before we commit the speculative instructions, we check if the control dependence was satisfied.

Say instr2; and instr3; have a control dependence on instr1;

- Executing multiple instructions at once:
- Very Long Instruction Word (VLIW) architecture
 - Multiple instructions are combined into one by the compiler
- Superscalar architecture:
 - Several sequential operations are issued in parallel

- Executing multiple instructions at once:
- Superscalar architecture:
 - Several sequential operations are issued in parallel
 - hardware detects dependencies

issue-width is maximum number of instructions that can be issued in parallel

instr0; instr1; instr2;
How can hardware execute ILP?

- Executing multiple instructions at once:
- Superscalar architecture:
 - Several sequential operations are issued in parallel
 - hardware detects dependencies



issue-width is maximum number of instructions that can be issued in parallel

if instr0 and instr1 are independent, they will be issued in parallel

It's even more complicated

- Out-of-order execution delays dependent instructions
 - Reorder buffers (RoB) track dependencies
 - Load-Store Queues (LSQ) hold outstanding memory requests

What does this look like in the real world?

- Intel Haswell (2013):
 - Issue width of 4
 - 14-19 stage pipeline
 - OoO execution
- Intel Nehalem (2008)
 - 20-24 stage pipeline
 - Issue width of 2-4
 - OoO execution
- ARM
 - V7 has 3 stage pipeline; Cortex V8 has 13
 - Cortex V8 has issue width of 2
 - OoO execution

• RISC-V

- Ariane and Rocket are In-Order
- 3-6 stage pipelines
- some super scaler implementations (BOOM)

Other examples?

What does this mean for compiler writers?

- We should have an abstract and parametrized performance model for instruction scheduling (the order of instructions)
- Try not to place dependent instructions in sequence
- Above all, instructions must respect sequential semantics!

Four compiler techniques for better ILP

- Priority topological ordering
- Anticipatable expressions
- Independent for loops
- Reduction for loops

Four compiler techniques for better ILP

- Priority topological ordering
- Anticipatable expressions
- Independent for loops
- Reduction for loops

First, consider optimizing for superscalar

r0 = neg(b);r1 = b * b;r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7;x = r8;



Label nodes with the maximum distance to a source

0

r0 = neg(b);r1 = b * b; r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; x = r8;



Label nodes with the maximum distance to a source

0

Break ties in topological order using this number



r0 = neg(b);r1 = b * b;r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; x = r8;

Label nodes with the maximum distance to a source

0

Break ties in topological order using this number



r0 = neg(b);r1 = b * b;r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a; r8 = r6 / r7;= r8;Х

r0 = neg(b);r1 = b * b;r2 = 4 * a;r7 = 2 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r8 = r6 / r7; x = r8;

superscalar should move independent instructions as high as possible. What about pipelining?



r0 = neg(b);r1 = b * b;r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; = r8;X

superscalar should move independent instructions as high as possible. What about pipelining?

3



r0 = neg(b);= b * b;r1 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; = r8;X

superscalar should move intendent instructions as high as possible. What about pipelining?

3



4 * a; = neg(b); r0 r1 = b * b;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; = r8;X

superscalar should move intendent instructions as high as possible. What about pipelining?

3



r2 = 4 * a;r0 = neg(b);= b * b; = r2 * c; r3r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; = r8;X

Ties are broken with the node that has the least parents

3



r2 = 4 * a;r1 = b * b;r3 = r2 * c;r0 = neq(b);r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7; = r8;X

Ties are broken with the node that has the least parents

3



final

r2 = 4 * a;r1 = b * b;r3 = r2 * c;r4 = r1 - r3;r0 = neg(b);r5 = sqrt(r4);r7 = 2 * a; r6 = r0 - r5;r8 = r6 / r7; x = r8;

Ties are broken with the node that has the least parents

3



In practice

- real machines are both pipelined and super scalar
- general algorithm for optimal schedules is expensive
- compilers use heuristics:
 - breaking ties in priority ordering
 - abstract performance models

AntOut(n)= $\bigcap_{s \text{ in succ}} UEExpr(s) \cup (AntOut(s) \cap ExprKill(s))$

An expression e is "anticipable" at a basic block b_x if for all paths that leave b_x , e is evaluated







also called "Upward code motion"



• for loops with independent chains of computation

```
for (int i = 0; i < SIZE; i++) {
    SEQ(i);
}</pre>
```

```
where: SEQ(i) = instr1;
instr2;
loops only write to memory
addressed by the loop variable
```

and let instr(N) depends on instr(N-1)

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Saves one addition and one comparison per loop, but doesn't help with ILP

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Let green highlights indicate instructions from iteration i.

Let blue highlights indicate instructions from iteration i + 1.

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Let SEQ(i,j) be the jth instruction of SEQ(i).

Let each instruction chain have N instructions

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i,2);
    . . .
    SEQ(i,N); // end iteration for i
    SEQ(i+1,1);
    SEQ(i+1,2);
    . . .
    SEQ(i+1, N); // end iteration for i + 1
```

Let SEQ(i,j) be the jth
instruction of SEQ(i).

Let each instruction chain have N instructions

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i+1,1);
    SEQ(i,2);
    The seq(i+1,2);
    ...
    SEQ(i,N);
    SEQ(i+1, N);
}</pre>
```

They can be interleaved

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i+1,1);
    SEQ(i,2);
    Th
    SEQ(i+1,2);
    ...
    SEQ(i,N);
    SEQ(i+1, N);
}</pre>
```

They can be interleaved

two instructions can be pipelined, or executed on a superscalar processor

- Prior approach examined loops with independent iterations and chains of dependent computations
- Now we will look at reduction loops:
 - Entire computation is dependent
 - Typically short bodies (addition, multiplication, max, min)

1	2	3	4	5	6
_	_			•	

addition: 21

min: 1

• Simple implementation:

```
for (int i = 1; i < SIZE; i++) {
    a[0] = REDUCE(a[0], a[i]);
}</pre>
```

If the reduction operator is associative, we can do better!

- chunk array in equal sized partitions and do local reductions
- Consider size 2:

1 2 3 4 5 6 7 8

- chunk array in equal sized partitions and do local reductions
- Consider size 2:

1 2 3 4	5 6	7	8
---------	-----	---	---

- chunk array in equal sized partitions and do local reductions
- Consider size 2:

1 2	3 4	5	6	7	8
-----	-----	---	---	---	---

Do addition reduction in base memory location

- chunk array in equal sized partitions and do local reductions
- Consider size 2:

10	2	3	4	26	6	7	8	
----	---	---	---	----	---	---	---	--

Do addition reduction in base memory location

- chunk array in equal sized partitions and do local reductions
- Consider size 2:

10 2 3 4	26 6	7 8
----------	------	-----

Add together base locations
- chunk array in equal sized partitions and do local reductions
- Consider size 2:

10 2 3 4	26	6	7	8
----------	----	---	---	---

Add together base locations

- chunk array in equal sized partitions and do local reductions
- Consider size 2:

36 2 3 4	26 6	7 8
----------	------	-----

Add together base locations

• Simple implementation:

```
for (int i = 1; i < SIZE/2; i++) {
    a[0] = REDUCE(a[0], a[i]);
    a[SIZE/2] = REDUCE(a[SIZE/2], a[(SIZE/2)+i]);
}</pre>
```

```
a[0] = REDUCE(a[0], a[SIZE/2])
```

• Simple implementation:

```
for (int i = 1; i < SIZE/2; i++) {
    a[0] = REDUCE(a[0], a[i]);
    a[SIZE/2] = REDUCE(a[SIZE/2], a[(SIZE/2)+i]);
}</pre>
```

a[0] = REDUCE(a[0], a[SIZE/2])

• Simple implementation:

for (int i = 1; i < SIZE/2; i++) {
 a[0] = REDUCE(a[0], a[i]);
 a[SIZE/2] = REDUCE(a[SIZE/2], a[(SIZE/2)+i]);
}</pre>

independent instructions can be done in parallel!

a[0] = REDUCE(a[0], a[SIZE/2])

Watch out!

- Our abstraction: separate dependent instructions as far as possible
- Pros:
 - Simple
- Cons:
 - Can lead to register spilling, causing expensive loads

consider instr1 and instr2 have a data dependence, and instrX's are independent

instr1;

instrX0;
instrX1;

independent instructions. If they overwrite the register storing instr1's result, then it will have to be stored to memory and retrieved before instr2



Watch out!

- Our abstraction: separate dependent instructions as far as possible
- Pros:
 - Simple
- Cons:
 - Can lead to register spilling, causing expensive loads

Solutions include using a **resource model** to guide the topological ordering. Highly architecture dependent. Algorithms become more expensive

Typically doesn't show up in basic block analysis. In loop unrolling, it will influence the number of unrolls you do.

Priority Topological Ordering of DDGs

r7 = 2 * a; r0 = neq(b);r1 = b * b;r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r8 = r6 / r7;x = r8;



Discussion

- Where is parallelism most commonly found?
 - Non-numeric applications are thought to have lots of dependencies:
 - I/O (file, network, user),
 - OS, event-driven
 - [source needed]
 - numeric applications have less dependencies:
 - media processing (image, video, sound)
 - machine-learning (esp. inference)
- More and more, numeric applications are moving to accelerators

Modern SoC

 From David Brooks lab at Harvard:

http://vlsiarch.eecs.harvard. edu/research/accelerators/di e-photo-analysis/

 Compilers will need to be able to map software efficiently to a range of different accelerators



Current tensions

- Simple cores with accelerators/GPUs?
 - Less need for pipelines, OoO, and superscalar
 - Hard to port legacy code
- Complicated cores
 - area/power hungry
 - great for legacy code
- Where do compilers fit in?

Limits of ILP?

- Pipelines?
 - Only so much meaningful work to do perstage.
 - Stage timing imbalance
 - Staging overhead
- Superscalar width?
 - Hardware checking becomes prohibitive:



Limits of ILP

- Pipelines?
 - Only so much meaningful work to do perstage.
 - Stage timing imbalance
 - Staging overhead
- Superscalar width?
 - Hardware checking becomes prohibitive:

Collectively the <u>power consumption</u>, complexity and gate delay costs limit the achievable superscalar speedup to roughly eight simultaneously dispatched instructions.

https://en.wikipedia.org/wiki/Superscalar_processor#Limitations





K. Rupp, "40 Years of Mircroprocessor Trend Data," https://www.karlrupp.net/2015/06/40-years-of-microprocessor-trend-data, 2015.

Trends

- Frequency scaling: **Dennard's scaling**
 - Mostly agreed that this is over
- Number of transistors: Moore's law
 - On its last legs.
 - Intel delaying 7nm chips. Apple has a 5nm. Some roadmaps project up to 3nm
- Chips are not increasing in raw frequency, and space is becoming more valuable

- Collection of "identical" cores
 - Shared memory (access to all system resources)
 - Managed by a single OS
- Pros:
 - Simple(r) HW design
 - Great for multitasking machines



- Collection of "identical" cores
 - Shared memory (access to all system resources)
 - Managed by a single OS
- Pros:
 - Simple(r) HW design
 - Great for multitasking machines



- Collection of "identical" cores
 - Shared memory (access to all system resources)
 - Managed by a single OS
- Pros:
 - Simple(r) HW design
 - Great for multitasking machines



- Collection of "identical" cores
 - Shared memory (access to all system resources)
 - Managed by a single OS
- Pros:
 - Simple(r) HW design
 - Great for multitasking machines
 - Can provide (close to) linear speedups for parallel applications



- Collection of "identical" cores
 - Shared memory (access to all system resources)
 - Managed by a single OS
- Pros:
 - Simple(r) HW design
 - Great for multitasking machines
 - Can provide (close to) linear speedups for parallel applications





SMP systems are widespread

- Laptops
 - My laptop has 8 cores
 - Most have at least 2
 - New Macbook: 10 core
- Workstations:
 - 2 64 cores
 - ARM racks: 128
- Phones:
 - iPhone: 2 big cores, 4 small cores
 - Samsung: 1 + 3 + 4

*https://www.crn.com/news/componentsperipherals/ampere-s-new-128-core-altra-cpu-targetsintel-amd-in-the-cloud

SMP systems are widespread

- Laptops
 - My laptop has 8 cores
 - Most have at least 2
 - New Macbook: 10 core
- Workstations:
 - 2 64 cores
 - ARM racks: 128

C0 C1 C2 C3 L1 L1 L1 L1 cache cache cache L2 cache

UNAIV

- Phones:
 - iPhone: 2 big cores, 4 small cores
 - Samsung: 1 + 3 + 4

*https://www.crn.com/news/componentsperipherals/ampere-s-new-128-core-altra-cpu-targetsintel-amd-in-the-cloud

Potential for Parallel Speedup

Amdahl's law

• Speedup(c) =
$$\frac{1}{(1-p)+\frac{p}{c}}$$

- Where c is the number of cores and p is the percentage of the program execution time that would be improved by parallelism
- Assumes linear speedups

Amdahl's Law



from wikipedia

Can compilers help?

- Much like ILP: convert sequential streams of computation in to SMP parallel code.
- Much harder constraints
 - Correctness
 - Performance
- For loops are a good target for compiler analysis

For loops are great candidates for SMP parallelism

```
for (int i = 0; i < 6; i++) {
    a[i] = b[i] + c[i]
}</pre>
```





For loops are great candidates for SMP parallelism

b

С

а

```
for (int i = 0; i < 6; i++) {
    a[i] = b[i] + c[i]
}</pre>
```



For loops are great candidates for SMP parallelism

b

С

а

```
for (int i = 0; i < 6; i++) {
    a[i] = b[i] + c[i]
}</pre>
```



See you on Monday!

• DOALL For loops