CSE211: Compiler Design

Nov. 17, 2022

Topic: Compiling relaxed memory models

L:%t0 = load(y)

```
S:store(x,1)

L:%t1 = load(x)

S:store(y,1)
```

Announcements

- Homework 3 is due on Monday
 - Office hours tomorrow 3-5 pm
 - Feel free to share results (not code!) on piazza or discord

- Guest lecture for Nov. 29
 - Felix Klock will be talking about Rust

Announcements

- Working on grading HW 2 still
 - Will have more of an update on Tuesday

Paper and project proposals

- Paper and project proposals
 - I have left everyone a comment on both. Everything looks great thanks for submitting them!

Remember

- Reports are due the day of the final: Dec 8.
- I highly suggest not saving these until the last minute. They have a late deadline to give you flexibility, not to enable procrastination.
- one more homework (will be assigned on Monday)

CSE211: Compiler Design

Nov. 17, 2022

Topic: Compiling relaxed memory models

L:%t0 = load(y)

```
S:store(x,1)


L:%t1 = load(x)

S:store(y,1)
```

Review

- How to implement parallelism in DOALL loops
 - Regular parallelism?


DOALL regular parallelism on SMP system



DOALL regular parallelism on GPUs

one streaming multiprocessor contains many small Compute Elements (CE)

CEs Can load adjacent memory locations simultaneously




What about a striped pattern?

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|---|---|---|---|---|---|---|
| | | | | | | | |


Work stealing - global implicit worklist

• Global worklist: threads take tasks (iterations) dynamically



Work stealing - local worklists

local worklists: divide tasks into different worklists for each thread




Today's lecture

- We have been assuming DOALL loops:
 - Threads access completely disjoint memory
 - This might not be the case
 - Examples?

Work stealing - global implicit worklist


Global worklist: threads take tasks (iterations) dynamically

Shared head of the list



Work stealing - local worklists

local worklists: divide tasks into different worklists for each thread



What happens when threads share data?

Global variable:

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Thread 0:
S:store(x, 1);
L:%t0 = load(y);
```

Thread 1:

```
S:store(y, 1);
L:%t1 = load(x);
```

Global variable:

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Thread 0:
S:store(x, 1);
L:%t0 = load(y);
```

```
S:store(x, 1);
```

```
L:%t0 = load(y);
```

Thread 1:

```
S:store(y, 1);
L:%t1 = load(x);
```

```
S:store(y, 1);
L:%t1 = load(x);
```

pick from the top of the pile of either thread

Sequential Consistency

Sequential interleaving of atomic instructions

• What are "atomic instructions"?

Global variable:

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Thread 0:
S:store(x, 1);
L:%t0 = load(y);
```

```
S:store(x, 1);
```

```
L:%t0 = load(y);
```

Thread 1:

```
S:store(y, 1);
L:%t1 = load(x);
```

```
S:store(y, 1);

L:%t1 = load(x);
```

pick from the top of the pile of either thread Can t0 == t1 == 0 at the end of the execution?

Demo

What is going on?

mov [x], 1

mov %t0, [y]

Core 0

Thread 1:

mov [y], 1

mov %t1, [x]

Core 1

y:0

Thread 1:

mov %t0, [y]

mov %t1, [x]

Core 0

mov [x], 1

execute first instruction what happens to the stores?

Core 1

mov [y], 1

y:0

Thread 1:

mov %t0, [y]

X86 cores contain a store buffer; holds stores before going to main memory

mov %t1, [x]

Core 0

Store Buffer x:1

Store Buffer
y:1

Core 1

x:0 y:0

Thread 0: Thread 1: X86 cores contain a store buffer; holds stores before mov %t1, [x] mov %t0, [y] going to main memory Store Buffer Store Buffer Core 0 Core 1 x:1 y:1 eventually they flush to main memory x:0 **Main Memory** y:0

Thread 0: Thread 1: X86 cores contain a store buffer; holds stores before mov %t1, [x] mov %t0, [y] going to main memory Store Buffer Store Buffer Core 0 Core 1 x:1 eventually they flush to main memory x:0 **Main Memory** y:1

Thread 0: mov [x], 1 mov %t0, [y]

rewind

Thread 1:

mov [y], 1

mov %t1, [x]

Core 0

Store Buffer

Store Buffer

Core 1

y:0

Thread 1:

mov %t1, [x]


mov %t0, [y]

Store Buffer

Core 0

mov [x], 1

execute first instruction



y:0 Main Memory

Thread 1:

mov %t0, [y]

values get stored in SB

mov %t1, [x]

Core 0

Store Buffer x:1


Store Buffer y:1


Core 1

y:0

Thread 1:


Execute next instruction









Values get loaded from memory




Thread 1:





Thread 1:


Store buffers are drained eventually



Thread 1:

Store buffers are drained eventually but we've already done our loads

Core 0



Our first relaxed memory execution!

also known as weak memory behaviors

An execution that is NOT allowed by sequential consistency

 A memory model that allows relaxed memory executions is known as a relaxed memory model

Litmus tests

Small concurrent programs that check for relaxed memory behaviors

 Vendors have a long history of under documented memory consistency models

- Academics have empirically explored the memory models
 - Many vendors have unofficially endorsed academic models
 - X86 behaviors were documented by researchers before Intel!

Litmus tests

This test is called "store buffering"

```
<u>Thread 0:</u>
mov [x], 1
mov %t0, [y]
```

```
Thread 1:

mov [y], 1

mov %t1, [x]
```

```
Can t0 == t1 == 0?
```

Restoring sequential consistency

• It is typical that relaxed memory models provide special instructions which can be used to disallow weak behaviors.

These instructions are called Fences

• The X86 fence is called mfence. It flushes the store buffer.

mov [x], 1

mfence

mov %t0, [y]

Core 0

Store Buffer

Thread 1:

mov [y], 1

mfence

mov %t1, [x]

Store Buffer


Core 1

x:0 Main Memory y:0


Thread 1:

mfence

mov %t1, [x]



Execute first instruction



y:0 Main Memory

Thread 1:

mfence

mov %t0, [y]

Core 0

Store Buffer x:1

Values go into the store buffer

Store Buffer y:1 mfence

mov %t1, [x]

Core 1

y:0


Main Memory

Thread 1:

Execute next instruction


mov %t0, [y]

Store Buffer
x:1



y:0 Main Memory

Thread 1:



Thread 1:

store buffers are flushed

mov %t0, [y]

Core 0

Store Buffer

Store Buffer

Core 1

mov %t1, [x]


x:1


y:1

Main Memory

Thread 1:


execute next instruction






y:1 Main Memory

values are loaded from memory



Thread 1:

We don't get the problematic behavior: t0 != 0 and t1 != 0



Next example

mov [x], 1

mov %t0, [x]

Core 0

Store Buffer

single thread same address

possible outcomes:

t0 = 1

t0 = 0

Which one do you expect?

x:0

y:0

Main Memory

mov [x], 1

How does this execute?

mov %t0, [x]

Core 0


Store Buffer

x:0

y:0

Main Memory

execute first instruction





Store the value in the store buffer


mov %t0, [x]

Core 0

Store Buffer x:1

y:0 Main Memory


Next instruction







Where to load??

Store buffer? Main memory?







Where to load??

Threads check store buffer before going to main memory

It is close and cheap to check.



Question

• Can stores be reordered with stores?

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```

S:mov [x], 1

L:mov %t0, [y]

Can t0 == t1 == 0?

Thread 1:

S:mov [y], 1 L:mov %t1, [x]

S:mov [y], 1

L:mov %t1, [x]

Rules: S(tores) followed by a L(oad) do not have to follow program order.

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0: S:mov [x], 1

mfence

L:mov %t0, [y]

```
S:mov [x], 1
```

mfence

L:mov %t0, [y]

```
Can t0 == t1 == 0?
```

```
Thread 1:
```

S:mov [y], 1 mfence

L:mov %t1, [x]

S:mov [y], 1

mfence

L:mov %t1, [x]

Rules: S(tores) followed by a L(oad) do not have to follow program order.

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

S:mov [x], 1
mfence
L:mov %t0, [y]

```
S:mov [x], 1
```

mfence

L:mov %t0, [y]

```
Can t0 == t1 == 0?
```

Thread 1:

S:mov [y], 1
mfence
L:mov %t1, [x]

S:mov [y], 1

mfence

L:mov %t1, [x]

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

Rules

• Are we done?

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test
Can t0 == 0?
```

Thread 0:

S:mov [x], 1

L:mov %t0, [x]

S:mov [x], 1

L:mov %t0, [x]

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Another test Can t0 == 0?

Thread 0:

S:mov [x], 1

L:mov %t0, [x]

S:mov[x], 1

L:mov %t0, [x]

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

S(tores) cannot be reordered past L(oads) from the same address

TSO - Total Store Order


Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

S(tores) cannot be reordered past L(oads) from the same address

We can specify them in terms of what reorderings are allowed



We can specify them in terms of what reorderings are allowed

| | | memory access 0 | |
|-----------------|---|-----------------|----|
| | | L | S |
| memory access 1 | L | NO | NO |
| | S | NO | NO |

Sequential Consistency

We can specify them in terms of what reorderings are allowed

| | | memory access 0 | |
|-----------------|---|-----------------|----------------------|
| | | L | S |
| memory access 1 | L | NO | Different address |
| | S | NO | NO |


TSO - total store order

We can specify them in terms of what reorderings are allowed

| | | memory access 0 | |
|-----------------|---|-----------------|---|
| | | L | S |
| memory access 1 | L | ? | |
| | S | ? | ? |


Weaker models?

We can specify them in terms of what reorderings are allowed



Allows stores to drain from the store buffer in any order

We can specify them in terms of what reorderings are allowed



RMO - Relaxed Memory Order

If memory access 0 appears before memory access 1 in program order, can it bypass program order?

Very relaxed model!

• FENCE: can always restore order using fences. Accesses cannot be reordered past fences!

Any Memory Model

If memory access 0 appears before memory access 1 in program order, and there is a FENCE between the two accesses, can it bypass program order?

```
int x[1] = \{0\};
int y[1] = \{0\};
```

First thing: change our syntax to pseudo code You should be able to find natural mappings to any ISA

Thread 0:

```
L:%t0 = load(y)
```

S:store(x,1)

Thread 1:

```
L:%t1 = load(x)
```

S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Thread 0:

```
L:%t0 = load(y)
```

S:store(x,1)

Thread 1:

L:%t1 = load(x)

S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks and try for sequential consistency

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

$$L:%t0 = load(y)$$

S:store(x,1)

Thread 1:

L:%t1 = load(x)

S:store(y,1)

$$L:%t1 = load(x)$$

S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks and try for TSO

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

$$L:%t0 = load(y)$$

Thread 1:

L:%t1 = load(x)

S:store(y,1)

$$L:%t1 = load(x)$$

S:store(y,1)

memory access 0

S

memory access 1

| NO | Different address |
|----|----------------------|
| NO | NO |

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks and try for PSO

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

$$L:%t0 = load(y)$$

Thread 1:

L:%t1 = load(x)

S:store(y,1)

$$L:%t1 = load(x)$$

S:store(y,1)

memory access 0

9

memory access 1

| NO | Different address |
|----|----------------------|
| NO | Different address |

```
int x[1] = \{0\};
int y[1] = \{0\};
```


```
Question: can t0 == t1 == 1?
```

Get out our lego bricks and try for RMO


Thread 0:

```
L:%t0 = load(y)
```

S:store(x,1)



$$L:%t1 = load(x)$$



memory access 0

6

| YES | Different address |
|----------------------|----------------------|
| different address | Different address |

How do we disallow it?

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks and try for RMO

Thread 0:

L:%t0 = load(y)

fence

S:store(x,1)

$$L:%t0 = load(y)$$

fence

S:store(x,1)

Thread 1:

L:%t1 = load(x)

fence

S:store(y,1)

$$L:%t1 = load(x)$$

fence

S:store(y,1)

memory access 1

.

memory access 0

| YES | Different address |
|-----------|----------------------|
| different | Different |
| address | address |

How do we disallow it?

Compiling relaxed memory models

Compiling relaxed memory models

• C++ style:

- Any memory conflicts (read-write or write-write) must be accessed with an atomic operation*
- Otherwise your program is undefined
- By default, you will get sequentially consistent behavior
- *unless they are synchronized, which is a really complicated concept in c++... If you are interested, I can recommend papers.

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

_ _ _

NO NO

S NO NO

target machine

. S

? ?

S ? i

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

. NO NO

S NO NO

target machine TSO (x86)

S

NO different address

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L !

. NO NO

S NO NO

find mismatch

target machine TSO (x86)

_ S

NO different address

NO No

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

S

L

S

| L . | <u> </u> |
|-----|----------|
| NO | NO |
| NO | NO |

find mismatch

Two options:


make sure stores are not reordered with later loads

make sure loads are not reordered with earlier stores target machine TSO (x86)


. S

NO different address


start with both of the grids for the two different memory models




start with both of the grids for the two different memory models



start with both of the grids for the two different memory models





This should help you see why you want to reduce the number of atomic load/stores in your program

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

S

| NO | NO |
|----|----|
| NO | NO |

How about this one?

target machine PSO

S

L NO different address

NO different address

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

NO NO

S NO NO


target machine PSO

_ S

NO different address

NO different address

start with both of the grids for the two different memory models




Memory orders

- Atomic operations take an additional "memory order" argument
 - memory order seq_cst default
 - memory_order_relaxed weakest

Where have we seen memory order relaxed?

Relaxed memory order



language
C++11 (memory_order_relaxed)

L S

different different address

different address

different address

basically no orderings except for accesses to the same address

language C++11 (memory_order_relaxed)

S

address

different different address address different different S

address

target machine TSO (x86)

S

different NO address NO No

language C++11 (memory_order_relaxed)

L S


L different address different address different address address

lots of mismatches!

target machine TSO (x86)

S

NO different address



L S

different different address

S different address different address

lots of mismatches!

But language is more relaxed than machine

so no fences are needed

target machine TSO (x86)

. S

| NO | different address |
|----|----------------------|
| NO | No |

Do any of the ISA memory models need any fences for relaxed memory order?

language C++11 (memory_order_relaxed) S S S Different Different Different NO YES NO different different address address address address address Different Different Different S S NO NO NO different different address S address address address address **TSO PSO RMO**

Memory order relaxed

- Very few use-cases! Be very careful when using it
 - Peeking at values (later accessed using a heavier memory order)
 - Counting (e.g. number of finished threads in work stealing)

More memory orders: we will not discuss in class

- Atomic operations take an additional "memory order" argument
 - memory order seq cst -default
 - memory order relaxed weakest
- More memory orders (useful for mutex implementations):
 - memory order acquire
 - memory_order_release
- EVEN MORE memory orders (complicated: in most research it is ommitted)
 - memory order consume

Memory consistency in the real world

• Historic Chips:

- X86: TSO
 - Surprising robost
 - mutexes and concurrent data structures generally seem to work
 - watch out for store buffering
- IBM Power and ARM
 - Very relaxed. Similar to RMO with even more rules
 - Mutexes and data structures must be written with care
 - ARM recently strengthened theirs

Memory consistency in the real world

- Modern Chips:
 - RISC-V: two specs: one similar to TSO, one similar to RMO
 - Apple M1: toggles between TSO and weaker

Memory consistency in the real world

- PSO and RMO were never implemented widely
 - I have not met anyone who knows of any RMO taped out chip
 - They are part of SPARC ISAs (i.e. RISC-V before it was cool)
 - These memory models might have been part of specialized chips
- Interestingly:
 - Early Nvidia GPUs appeared to informally implement RMO
- Other chips have very strange memory models:
 - Alpha DEC basically no rules

Compiler

- Previously (before C/++11):
 - Use volatile
 - Use inline assembly for fences
 - Not portable!
- Now:
 - C/++11 memory model
 - But there are still bugs: Intel OpenCL compiler, IBM C++ compiler...

Further research

- Should we provide sequential consistency by default? even without atomics?
 - How to do this?
 - Many interesting papers

Thanks!

• Have a nice weekend!

• On Tuesday, we will talk about decoupled access execute (DAE)