## CSE211: Compiler Design Oct. 11, 2021

- **Topic**: Introduction to Module 2: optimizations!
- Questions:
  - What sort of compiler optimizations do you know about?
  - What sort of intermediate representations do you know about?

### Announcements

- Homework 1 is out
  - Due on the  $18^{th}$
  - One week!
- One more office hour:
  - Signup sheet: released sometime between 12 1 PM on Thursday
  - 10 minute slot
  - Remote or in-person
  - If you want a slot, but are unable to get one, please message me!

## CSE211: Compiler Design Oct. 11, 2021

- **Topic**: Introduction to Module 2: optimizations!
- Questions:
  - What sort of compiler optimizations do you know about?
  - What sort of intermediate representations do you know about?





## Intermediate representations (IRs)

- Intermediate step between human-accessible programming languages and horrible machine ISAs
- Ideal for analysis because:
  - More regularity than high-level languages (simple instructions)
  - Less constraints than ISA languages (virtual registers)
  - Machine-agnostic optimizations
  - See Godbolt example

$$\begin{array}{c} x = y + z; \\ w = y + z; \end{array} \longrightarrow \begin{array}{c} x = y + z; \\ w = x; \end{array}$$

# Different IRs

Many different IRs, each have different purposes

- Trees
  - Abstract syntax trees
  - Data-dependency trees
  - Good for instruction scheduling
- Textual
  - 3 address code
  - Good for local value numberings, removing redundant expressions
- Graphs
  - Control flow graphs
  - Good for data flow analysis

# Different IRs

Many different IRs, each have different purposes

- Trees
  - Abstract syntax trees
  - Data-dependency trees
  - Good for instruction scheduling
- Textual
  - 3 address code
  - Good for local value numberings, removing redundant expressions
- Graphs
  - Control flow graphs
  - Good for data flow analysis

What are some examples of a modern compiler pipeline?

GPUs often have many IRs... why?

• Remember the expression parse tree

Operator Name Productions : expr PLUS term +,expr expr MINUS term term \*,/ : term TIMES pow term term DIV pow Pow : factor CARROT pow Λ pow factor () : LPAR expr RPAR factor | NUM

input: 2-3-4



• Convert into an AST



input: 2-3-4



• Convert into an AST

input: 2-3-4



• Easier to see bigger trees, e.g. quadratic formula:

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$

Thanks to Sreepathi Pai for the example!

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$



- Each instruction consists of 3 "addresses"
  - Address here means a virtual register or value
  - unlimited virtual registers
- represented many ways:
- rx = ry op rz;
- r5 = r3 + r6;
- r6 = r0 \* r7;

- Each instruction consists of 3 "addresses"
  - Address here means a virtual register or value
  - unlimited virtual registers
- represented many ways:

rx←ry op rz;

r5 ← r3 + r6; r6 ← r0 \* r7;

- Each instruction consists of 3 "addresses"
  - Address here means a virtual register or value
  - unlimited virtual registers
- represented many ways:

rx = **op** ry, rz;

r5 = add r3, r6; r6 = mult r0, r7;

- Each instruction consists of 3 "addresses"
  - Address here means a virtual register or value
  - unlimited virtual registers
- some instructions don't fit the pattern:

store ry, rz;

```
r5 = copy r3;
r6 = call(r0, r1, r2, r3...);
```

- Each instruction consists of 3 "addresses"
  - Address here means a virtual register or value
  - unlimited virtual registers
- Other information:
  - Annotated
  - Typed
  - Alignment

```
r5 = r3 + r6; !dbg !22
r6 = r0 *(int32) 67;
store(r1,r2), aligned 8
```

post-order traversal, creating virtual registers for each node



post-order traversal, creating virtual registers for each node

r0 = neg(b);



post-order traversal, creating virtual registers for each node

r0 = neg(b); r1 = b \* b;



post-order traversal, creating virtual registers for each node

r0 = neg(b); r1 = b \* b; r2 = 4 \* a;



post-order traversal, creating virtual registers for each node

r0 = neg(b); r1 = b \* b; r2 = 4 \* a; r3 = r2 \* c;



post-order traversal, creating virtual registers for each node

r0 = neg(b); r1 = b \* b; r2 = 4 \* a; r3 = r2 \* c; r4 = r1 - r3;



post-order traversal, creating virtual registers for each node

r0 = neg(b); r1 = b \* b; r2 = 4 \* a; r3 = r2 \* c; r4 = r1 - r3; r5 = sqrt(r4);



post-order traversal, creating virtual registers for each node

r0 = neg(b); r1 = b \* b; r2 = 4 \* a; r3 = r2 \* c; r4 = r1 - r3; r5 = sqrt(r4); r6 = r0 - r5;



post-order traversal, creating virtual registers for each node



post-order traversal, creating virtual registers for each node



post-order traversal, creating virtual registers for each node



post-order traversal, creating virtual registers for each node

r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7;= r8;X

This is the exact code we'd see in LLVM! See Godbolt example



#### What now?

We can more easily compile to machine code **OR** 

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```

What now?

We can perform more optimizations, example: by making a data-dependency graph (DDG)

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```













r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; x = r8;

r2 r3 r1 r4 r5 r0 r6 r7 r8 Х

What can this tell us?



r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7;= r8;X

Can be hoisted!



- r0 = neg(b);
- r1 = b \* b;
- r2 = 4 \* a;
- r3 = r2 \* c;
- r4 = r1 r3;
- should we hoist this one?
- r5 = sqrt(r4);
- r6 = r0 r5;
- r7 = 2 \* a;
- r8 = r6 / r7;
- x = r8;



## Lots of considerations in optimizing

- More on instruction scheduling later
  - Processor agnostic?
- Back to 3-address code
- We looked at expressions, but how about conditionals?

• 3 address code typically contains a conditional branch:

#### br <reg>, <label0>, <label1>

if the value in <reg> is true, branch to <label0>, else branch to <label1>

br <label0>

unconditional branch

```
if (expr) {
   // conditional statements
}
// after if statements
```

First, produce an AST

```
if (expr) {
   // conditional statements
}
// after if statements
```





```
if (expr) {
   // conditional statements
}
// after if statements
```



```
after_if:
<after_if_statements>;
```

```
while (expr) {
   // inside_loop_statements
}
// after_loop_statements
```

```
while (expr) {
   // inside_loop_statements
}
// after_loop_statements
```

First, produce an AST



```
while (expr) {
   // inside loop_statements
  }
  // after loop statements
                                                       WHILE
beginning label:
r0 = \langle expr \rangle
                                                <inside loop statements>
                                                                      <after loop statements>
                                      <expr>
br r0, inside loop, after loop;
inside loop:
<inside_loop_statements>
br beginning label;
after loop:
<after loop statements>
```

```
For loop
```

```
for (assignment; cond_expr; update_expr) {
   // inside_loop_statements
}
// after_loop_statements
```

```
For loop
```

```
for (assignment; cond_expr; update_expr) {
   // inside_loop_statements
}
// after_loop_statements
```





Can be de-sugared into a while loop:





Can be de-sugared into a while loop:



- A sequence of 3 address instructions
- Programs can be split into **Basic Blocks**:
  - A sequence of 3 address instructions such that:
  - There is a single entry, single exit

• *Important property*: an instruction in a basic block can assume that all preceding instructions will execute Single Basic Block

Label x: op1; op2; op3; br label z;

- A sequence of 3 address instructions
- Programs can be split into **Basic Blocks**:
  - A sequence of 3 address instructions such that:
  - There is a single entry, single exit

• *Important property*: an instruction in a basic block can assume that all preceding instructions will execute

Single Basic Block Label x: op1; op2; op3; br label z;

**Two Basic Blocks** 

```
Label_x:
op1;
op2;
op3;
Label_y:
op4;
op5;
```

How might they appear in a high-level language? What are some examples?

- A sequence of 3 address instructions
- Programs can be split into **Basic Blocks**:
  - A sequence of 3 address instructions such that:
  - There is a single entry, single exit

• *Important property*: an instruction in a basic block can assume that all preceding instructions will execute

Single Basic Block Label x: op1; op2; op3; br label z;

**Two Basic Blocks** 

Label x:

Label y:

op1;

op2;

op3;

op4;

op5;

- A sequence of 3 address instructions
- Programs can be split into **Basic Blocks**:
  - A sequence of 3 address instructions such that:
  - There is a single entry, single exit

• *Important property*: an instruction in a basic block can assume that all preceding instructions will execute How might they appear in a high-level language?

Four Basic Blocks



**Two Basic Blocks** 

Single Basic BlockLabel\_x:<br/>op1;<br/>op2;<br/>op3;Image: Description of the second structureImage: Descr

#### • Local optimizations:

• Optimizes an individual basic block

#### • Regional optimizations:

• Combines several basic blocks

#### • Global optimizations:

- operates across an entire procedure
- what about across procedures?

- Local optimizations:
  - Optimizes an individual basic block

#### • Regional optimizations:

• Combines several basic blocks

#### Global optimizations:

- operates across an entire procedure
- what about across procedures?

Label\_0: x = a + b; y = a + b;

- Local optimizations:
  - Optimizes an individual basic block

#### • Regional optimizations:

• Combines several basic blocks

#### Global optimizations:

- operates across an entire procedure
- what about across procedures?



- Local optimizations:
  - Optimizes an individual basic block
- Regional optimizations:
  - Combines several basic blocks

#### Global optimizations:

- operates across an entire procedure
- what about across procedures?

Label_0:	optimized to	Label_0:
x = a + b;	<b>&gt;</b>	x = a + b;
y = a + b;		y = x;



- Local optimizations:
  - Optimizes an individual basic block
- Regional optimizations:
  - Combines several basic blocks
- Global optimizations:
  - operates across an entire procedure
  - what about across procedures?

Label\_0:  
$$x = a + b;$$
  
 $y = a + b;$ optimized  
toLabel\_0:  
 $x = a + b;$   
 $y = x;$ 



code could skip Label\_0, leaving x undefined!

## **Regional Optimization**

… if (x) {	
 } else { x = a + b•	
} y = a + b; 	

at a higher-level, we cannot replace: y = a + b. with y = x;

## **Regional Optimization**

•••	
if (x) {	~
•••	a
l	W
J	
else {	
x = a + b;	
}	
y = a + b;	
•••	

at a higher-level, e cannot replace: y = a + b. with y = x;

	_
x = a + b; if (x) {	
	But if a a
}	not redefii
else {	y = a
•••	can be repl
}	<i>y</i> =
y = a + b;	
•••	

nd b are ned, then + b; laced with Х;

## Next Wednesday

- A basic-block local optimization
  - local value numbering
- Friday: Control flow graphs and intra-block analysis
- Work on the homework! Thanks for all the discussion and patience!
  - I am still working on tuning the assignments for this class
  - Please give feedback!