CSE113: Parallel Programming

March 6, 2023

• Topics:

- Memory consistency models:
 - Relaxed memory consistency
 - Examples

target machine TSO (x86)

L S

NO different address

S

Announcements

- Midterm grades are out
 - Let us know ASAP if there are issues
- Striving for HW 2 grades to be out by Monday
- Work on Homework 4

 We are working on HW 5 to be released by end of the week or Monday

Announcements

- Moving to Module 5 on Friday
 - It's a little tight getting everything in, but we will do our best!

Previous quiz

A relaxed memory execution refers to:

- O An execution where some stores failed to reach main memory
- O Any execution which contains a data-conflict
- O An execution that utilizes the processor's store buffer
- An execution that is not sequentially consistent

Previous quiz

Which of the following memory accesses pairs, when they appear in program order, does x86 allow to be re-ordered?

- Load followed by a Store
- Load followed by a Load
- Store followed by a Store
- Store followed by a Load

Previous quiz

How do weak memory models cause unintended behaviors in parallel code?

Memory Consistency

- We have been very strict about using atomic types in this class
 - and the methods (.load and .store)
 - why?
 - Architectures do very strange things with memory loads and stores
 - Compilers do too (but we won't talk too much about them today)
 - C++ gives us sequential consistency if we use atomic types and operations
 - What do we remember sequential consistency from?

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test Can t0 == t1 == 0?
```

Thread 0:

```
mov [x], 1
mov %t0, [y]
```

Thread 1:

```
mov [y], 1
mov %t1, [x]
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test Can t0 == t1 == 0?
```

```
Thread 0:
```

```
mov [x], 1
mov %t0, [y]
```

```
mov [x], 1
```

Thread 1:


```
mov [y], 1
mov %t1, [x]
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test

Can t0 == t1 == 0?
```

Thread 0: mov [x], 1 mov %t0, [y]



<u>Thread 1:</u> mov [y], 1 mov %t1, [x]

mov [y], 1

no place for this event!

What if we actually run this code?

 We'd like to be able to compile atomic instructions just to regular ISA loads and stores

mov [x], 1

mov %t0, [y]

Core 0

Store Buffer

Thread 1:

mov [y], 1

mov %t1, [x]

Store Buffer

Core 1

y:0 Main Memory

Thread 1:

mov %t1, [x]


mov %t0, [y]

Store Buffer

Core 0

mov [x], 1

execute first instruction



y:0 Main Memory

Thread 1:

mov %t0, [y]

values get stored in SB

mov %t1, [x]

Core 0

Store Buffer x:1

Store Buffer y:1


Core 1


y:0

Main Memory

Thread 1:

Execute next instruction







Our first relaxed memory execution!

also known as weak memory behaviors

An execution that is NOT allowed by sequential consistency

- A memory model that allows relaxed memory executions is known as a relaxed memory model
 - X86 has a relaxed memory model due to store buffering
 - If you restrict yourself to use only default atomic operations, C++ has does
 NOT have a weak memory model

Litmus tests

Small concurrent programs that check for relaxed memory behaviors

 Vendors have a long history of under documented memory consistency models

- Academics have empirically explored the memory models
 - Many vendors have unofficially endorsed academic models
 - X86 behaviors were documented by researchers before Intel!

Litmus tests

This test is called "store buffering"

```
<u>Thread 0:</u>
mov [x], 1
mov %t0, [y]
```

```
Thread 1:

mov [y], 1

mov %t1, [x]
```

```
Can t0 == t1 == 0?
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test Can t0 == t1 == 0?
```

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```

S:mov [x], 1

L:mov %t0, [y]

Thread 1:

```
S:mov [y], 1
L:mov %t1, [x]
```

S:mov [y], 1

L:mov %t1, [x]


```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test

Can t0 == t1 == 0?
```

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```



Thread 1:

```
S:mov [y], 1
L:mov %t1, [x]
```

S:mov [y], 1

Now we make a new rule:


S(tores) followed by a L(oad) do not have to follow program order

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Another test Can t0 == t1 == 0?

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```



Now we make a new rule:

S(tores) followed by a L(oad) do not have to follow program order


```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test Can t0 == t1 == 0?
```

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```

we can ignore this condition!!



Thread 1:

```
S:mov [y], 1
L:mov %t1, [x]
```

Now we can satisfy the condition!

int
$$x[1] = \{0\};$$


int $y[1] = \{0\};$

Another test Can
$$t0 == t1 == 0$$
?

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```

Lets peak under the hood here



int
$$x[1] = \{0\};$$


int $y[1] = \{0\};$

Thread 0:

```
S:mov [x], 1
L:mov %t0, [y]
```

Lets peak under the hood here

Global timeline is when the Store operation becomes visible to other threads Another test Can t0 == t1 == 0?



int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$


```
Thread 0:
S:mov [x], 1
```

L:mov %t0, [y]

Lets peak under the hood here

Global timeline is when the Store operation becomes visible to other threads Another test

Can t0 == t1 == 0?



```
int x[1] = \{0\};
int y[1] = \{0\};
```


```
Another test Can t0 == t1 == 0?
```

```
Thread 0:
```

```
S:mov [x], 1
L:mov %t0, [y]
```

Lets peak under the hood here

Global timeline is when the Store operation becomes visible to other threads we can ignore this condition!!



Thread 1:

S:mov [y], 1

Questions

• Can stores be reordered with stores?

mov [x], 1

mov [y], 1

Core 0

Store Buffer

x:0

y:0

Main Memory

mov [y], 1

execute the first instruction

Core 0

Store Buffer

mov [x], 1

y:0 Main Memory

mov [y], 1

value goes into store buffer

Core 0


Store Buffer x:1

y:0 Main Memory

mov [y], 1

execute next instruction

Core 0




x:0

y:0

Main Memory

execute next instruction







value goes into the store buffer


Core 0

Store Buffer
x:1
y:1

y:0 Main Memory







Questions

• How do we make rules about mfence?

Restoring sequential consistency

• It is typical that relaxed memory models provide special instructions which can be used to disallow weak behaviors.

These instructions are called Fences

• The X86 fence is called mfence. It flushes the store buffer.

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

```
S:mov [x], 1
mfence
L:mov %t0, [y]
```

```
S:mov [x], 1
```

mfence

```
L:mov %t0, [y]
```

Another test Can t0 == t1 == 0?

Thread 1:

```
S:mov [y], 1
mfence
L:mov %t1, [x]
```

```
S:mov [y], 1
```

mfence

```
L:mov %t1, [x]
```

Rules: S(tores) followed by a L(oad) do not have to follow program order.


```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Thread 0:
```

S:mov [x], 1
mfence
L:mov %t0, [y]

So we can't reorder this instruction at all!

Another test Can t0 == t1 == 0?



Thread 1:

S:mov [y], 1
mfence
L:mov %t1, [x]

S:mov [y], 1

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

Rules

• Are we done?

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

mov [x], 1

mov %t0, [x]

Core 0

Store Buffer

single thread same address

possible outcomes:

t0 = 1

t0 = 0

Which one do you expect?

x:0

y:0

Main Memory

mov [x], 1

How does this execute?

mov %t0, [x]

Core 0


Store Buffer

x:0

y:0

Main Memory

execute first instruction





Store the value in the store buffer


mov %t0, [x]

Core 0

Store Buffer x:1

y:0 Main Memory


Next instruction







Where to load??

Store buffer? Main memory?







Where to load??

Threads check store buffer before going to main memory

It is close and cheap to check.



```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Another test
Can t0 == 0?
```

Thread 0:

S:mov [x], 1

L:mov %t0, [x]

S:mov [x], 1

L:mov %t0, [x]

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Another test
Can t0 == 0?


Thread 0:

S:mov [x], 1

L:mov %t0, [x]

S:mov [x], 1

where to put this store?



Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order


```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

S:mov[x], 1

L:mov %t0, [x]

where to put this store?



Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

S(tores) cannot be reordered past L(oads) from the same address

TSO - Total Store Order

Rules:

S(tores) followed by a L(oad) do not have to follow program order.

S(tores) cannot be reordered past a fence in program order

S(tores) cannot be reordered past L(oads) from the same address


GPU memory models?

- GPU Harbor
 - created Reese Levine and undergrads who took this class a few years ago
- Do GPUs have store buffers?

Schedule

- Memory consistency models:
 - Total store order
 - Relaxed memory consistency
 - Examples

We can specify them in terms of what reorderings are allowed



We can specify them in terms of what reorderings are allowed

		memory access 0	
		L	S
memory access 1	L	NO	NO
	S	NO	NO

Sequential Consistency

We can specify them in terms of what reorderings are allowed

		memory access 0	
		L	S
memory access 1	L	NO	Different address
	S	NO	NO


TSO - total store order

We can specify them in terms of what reorderings are allowed

		memory access 0	
		L	S
memory access 1	L	?	
	S	?	?


Weaker models?

We can specify them in terms of what reorderings are allowed



Allows stores to drain from the store buffer in any order

We can specify them in terms of what reorderings are allowed




RMO - Relaxed Memory Order

If memory access 0 appears before memory access 1 in program order, can it bypass program order?

Very relaxed model!

• FENCE: can always restore order using fences. Accesses cannot be reordered past fences!



Any Memory Model

If memory access 0 appears before memory access 1 in program order, and there is a FENCE between the two accesses, can it bypass program order?

Schedule

- Memory consistency models:
 - Total store order
 - Relaxed memory consistency
 - Examples

```
int x[1] = \{0\};
int y[1] = \{0\};
```

First thing: change our syntax to pseudo code

Thread 0:

```
L:mov %t0, [y]
S:mov [x], 1
```

Thread 1:

```
L:mov %t1, [x]
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

First thing: change our syntax to pseudo code You should be able to find natural mappings to any ISA

Thread 0:

```
L:%t0 = load(y)
```

S:store(x,1)

Thread 1:

```
L:%t1 = load(x)
```

S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Thread 0:

```
L:%t0 = load(y)
```

S:store(x,1)

Thread 1:

L:%t1 = load(x)

S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks and try for sequential consistency

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

$$L:%t0 = load(y)$$

S:store(x,1)

Thread 1:

$$L:%t1 = load(x)$$

S:store(y,1)

$$L:%t1 = load(x)$$

S:store(y,1)


```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks



L:%t0 = load(y)



Thread 1:

L:%t1 = load(x)

S:store(y,1)

Not allowed under sequential consistency!

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L: %t0 = load(y)

respect program order

S:store(x,1)

L:%t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

NO	Different address
NO	NO

What about TSO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L:%t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

L

S

NO	Different address
NO	NO

What about TSO? NOT ALLOWED!

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L: %t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

.

NO Different address

NO Different address

What about PSO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L: %t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

L

NO Different address

NO Different address

What about PSO? NO!

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L:%t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

-

S

YES	Different address	
different	Different	
address	address	

What about RMO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L: %t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

L

S

YES

Different address

different address

address

What about RMO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L: %t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

Different YES address different Different address address

What about RMO? YES!

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L: %t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

L

.

YES

Different address

different address

address

address

How do we disallow the behavior in RMO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

fence

S:store(x,1)

L:%t0 = load(y)

respect program order

S:store(x,1)

L: %t1 = load(x)

S:store(y,1)

satisfy constraints

memory access 1

Thread 1:

L:%t1 = load(x)

S:store(y,1)

memory access 0

.

YES

Different address

different address

Different address


How do we disallow the behavior in RMO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks



address

address

How do we disallow the behavior in RMO?

int
$$x[1] = \{0\};$$

int $y[1] = \{0\};$

Question: can t0 == t1 == 1?

Get out our lego bricks

Thread 0:

$$L:%t0 = load(y)$$

L:%t0 = load(y)

fence

S:store(x,1)

respect program order

fence

S:store(x,1)

$$L:%t1 = load(x)$$

S:store(y,1)

satisfy constraints

memory access 1

Now we cannot break program order past the fence! Are we done?

Thread 1:

L:%t1 = load(x)

S:store(y,1)


memory access 0

YES	Different address
different address	Different address

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == t1 == 1?

Get out our lego bricks



address

address


Now we cannot break program order past the fence! Are we done?

```
int x[1] = \{0\};
int y[1] = \{0\};
```

L:%t0 = load(y)

Question: can t0 == t1 == 1?

Get out our lego bricks



respect program order

fence

S:store(x,1)

$$L:%t1 = load(x)$$

S:store(y,1)

satisfy constraints

memory access 1

Now we cannot break program order past the fence! Are we done? The behavior is no longer allowed

Thread 1:

L:%t1 = load(x)

fence

S:store(y,1)

memory access 0

YES

Different address

different address

Different address

GPU memory models?

- GPU Harbor
 - created Reese Levine and undergrads who took this class a few years ago
- Do GPUs have load buffers?

One more example

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == 1 and t1 == 0?

Thread 0:

```
S:store(x,1)
S:store(y,1)
```

S:store(x,1)

S:store(y,1)

Thread 1:

L:%t0 = load(y) S:%t1 = load(x)

L:%t0 = load(y)

L:%t1 = load(x)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Thread 0:

S:store(x,1) S:store(y,1)

S:store(x,1)

S:store(y,1)

Question: can t0 == 1 and t1 == 0?

start off thinking about sequential consistency

Thread 1:

L:%t0 = load(y)

S:%t1 = load(x)

L:%t0 = load(y)

L: %t1 = load(x)

```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

start off thinking about sequential consistency

Thread 0:

```
S:store(x,1)
S:store(y,1)
```

S:store(x,1)

respect program order

S:store(y,1)

$$L: %t0 = load(y)$$

L:%t1 = load(x)

satisfy constraints


Thread 1:

$$L:%t0 = load(y)$$

$$S:%t1 = load(x)$$

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about TSO?

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about TSO? NO

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about PSO?

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about PSO?

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about PSO? YES

```
Global variable:
```


```
int x[1] = \{0\};
int y[1] = \{0\};
```



Now it is disallowed in PSO

```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```



What about RMO?

```
int x[1] = \{0\};
int y[1] = \{0\};
```


Question: can t0 == 1 and t1 == 0?

Thread 0:

```
S:store(x,1)
```

fence

S:store(y,1)




```
Global variable:
```

```
int x[1] = \{0\};
int y[1] = \{0\};
```

```
Question: can t0 == 1 and t1 == 0?
```

```
Thread 0:
S:store(x,1)
fence
S:store(y,1)
```



What about RMO? The loads can be reordered also!

```
Global variable:
```


S:store(y,1)

```
int x[1] = \{0\};
int y[1] = \{0\};
```

Question: can t0 == 1 and t1 == 0?

```
Thread 0:
S:store(x,1)
fence
```

$$L:%t1 = load(x)$$



What about RMO? add a fence

```
int x[1] = \{0\};
int y[1] = \{0\};
```


Question: can t0 == 1 and t1 == 0?

Thread 0:

S:store(x,1)

fence

S:store(y,1)



Now the relaxed behavior is disallowed

GPU memory models?

- GPU Harbor
 - created Reese Levine and undergrads who took this class a few years ago
- Do GPUs allow this test?

• Historic Chips:

- X86: TSO
 - Surprising robust
 - mutexes and concurrent data structures generally seem to work
 - watch out for store buffering
- IBM Power and ARM
 - Very relaxed. Similar to RMO with even more rules
 - Mutexes and data structures must be written with care
 - ARM recently strengthened theirs

Historic Chips:

- X86: TSO
 - Surprising robust
 - mutexes and concurrent data structures generally seem to work
 - watch out for store buffering
- IBM Power and ARM
 - Very relaxed. Similar to RMO with even more rules
 - Mutexes and data structures must be written with care
 - ARM recently strengthened theirs

Companies have a history of providing insufficient documentation about their rules: academics have then gone and figured it out!

Getting better these days

- Modern Chips:
 - RISC-V: two specs: one similar to TSO, one similar to RMO
 - Apple M1: can compile for TSO or weaker
 - Vulkan does not provide any fences that provide S L ordering

- PSO and RMO were never implemented widely
 - I have not met anyone who knows of any RMO taped out chip
 - They are part of SPARC ISAs (i.e. RISC-V before it was cool)
 - These memory models might have been part of specialized chips
- Interestingly:
 - Early Nvidia GPUs appeared to informally implement RMO
- Other chips have very strange memory models:
 - Alpha DEC basically no rules

Where do programming languages fit in?

- One of the highest priorities of a programming language
 - Write once, run everywhere

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

_ _ _

NO NO

S NO NO

target machine

. S

? ?

S ? i

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

. NO NO

S NO NO

target machine TSO (x86)

S

NO different address

S

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L !

. NO NO

S NO NO

find mismatch

target machine TSO (x86)

_ S

NO different address

NO No

S

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

S

L

S

NO	NO
NO	NO

find mismatch

Two options:

make sure stores are not reordered with later loads

make sure loads are not reordered with earlier stores target machine TSO (x86)


S

L


NO different address

S


start with both of the grids for the two different memory models




start with both of the grids for the two different memory models



start with both of the grids for the two different memory models





This should help you see why you want to reduce the number of atomic load/stores in your program

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

S

NO	NO
NO	NO

How about this one?

target machine PSO

S

L NO different address

NO different address

start with both of the grids for the two different memory models

language C++11 (sequential consistency)

L

NO NO

S NO NO


target machine PSO

_ S

NO different address

NO different address

start with both of the grids for the two different memory models



Memory orders

- Atomic operations take an additional "memory order" argument
 - memory order seq_cst default
 - memory_order_relaxed weakest

Where have we seen memory order relaxed?

Relaxed memory order

language C++11 (sequential consistency)

9

ı

S

NO	NO
NO	NO

language C++11 (memory_order_relaxed)

. S

different different address

different different address address

basically no orderings except for accesses to the same address

language C++11 (memory_order_relaxed)

S

address

different different address address different different S

address

target machine TSO (x86)

S

different NO address NO No

language C++11 (memory_order_relaxed)

L S


L different address different address different address address

lots of mismatches!

target machine TSO (x86)

S

NO different address



L S

different different address

S different address different address

lots of mismatches!

But language is more relaxed than machine

so no fences are needed

target machine TSO (x86)

. S

NO	different address
NO	No

Do any of the ISA memory models need any fences for relaxed memory order?

language C++11 (memory_order_relaxed) S S S Different Different Different NO YES NO different different address address address address address Different Different Different S S NO NO NO different different address S address address address address **TSO PSO RMO**

Memory order relaxed

- Very few use-cases! Be very careful when using it
 - Peeking at values (later accessed using a heavier memory order)
 - Counting (e.g. number of finished threads in work stealing)
 - DO NOT USE FOR QUEUE INDEXES

More memory orders: we will not discuss in class

- Atomic operations take an additional "memory order" argument
 - memory order seq cst -default
 - memory order relaxed weakest
- More memory orders (useful for mutex implementations):
 - memory order acquire
 - memory_order_release
- EVEN MORE memory orders (complicated: in most research it is omitted)
 - memory order consume

A cautionary tale

```
Thread 0:
m.lock();
display.enq(triangle0);
m.unlock();
```

```
Thread 1:
m.lock();
display.enq(triangle1);
m.unlock();
```

```
Thread 0:
m.lock();
display.enq(triangle0);
m.unlock();
```

```
Thread 1:
m.lock();
display.enq(triangle1);
m.unlock();
```

We know how lock and unlock are implemented

```
Thread 0:
SPIN:CAS(mutex,0,1);
display.enq(triangle0);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
display.enq(triangle1);
store(mutex,0);
```

We know how lock and unlock are implemented We also know how a queue is implemented

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

We know how lock and unlock are implemented We also know how a queue is implemented

What is an execution?

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex, 0, 1);

if blue goes first it gets to complete its critical section while thread 1 is spinning

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

```
CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 0: SPIN:CAS(mutex,0,1); %i = load(head); store(buffer+i, triangle0); store(head, %i+1); store(mutex,0);

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

```
CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

now yellow gets a change to go

Thread 0: SPIN:CAS(mutex,0,1); %i = load(head); store(buffer+i, triangle0); store(head, %i+1); store(mutex,0);

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

```
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex, 0, 1);

now yellow gets a change to go

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

.

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

_

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(head, %i+1);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

What just happened if this store moves?


Nvidia in 2015


Nvidia architects implemented a weak memory model


Nvidia programmers expected a strong memory model

Mutexes implemented without fences!

Nvidia in 2015














bug found in two Nvidia textbooks

We implemented a side-channel attack that made the bugs appear more frequently

These days Nvidia has a very well-specified memory model!

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

_

NO Different address

NO Different address

```
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

How to fix the issue?

```
Thread 1:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
fence;
unlock contains fence
before store!
```

L S

NO Different address

NO Different address

S

```
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
CAS(mutex, 0, 1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex, 0, 1);

How to fix the issue?

your unlock function should contain a fence!

L S

NO Different address

NO Different address

S

CAS(mutex, 0, 1);%i = load(head); store(buffer+i, triangle0); store(head, %i+1); fence; No instructions store(mutex,0); can move after the mutex store! CAS(mutex, 0, 1);%i = load(head); store(buffer+i, triangle0); store(head, %i+1);

How to fix the issue?

your unlock function should contain a fence!

Memory Model Strength

TSO

• If one memory model M0 allows more relaxed behaviors than another memory model M1, then M0 is more *relaxed* (or *weaker*) than M1.

• It is safe to run a program written for M0 on M1. But not vice versa

	L	S		L	S		L	S
L	NO	Different address	L	NO	Different address	L	YES	Different address
S	NO	NO	S	NO	Different address	S	Different address	Different address

PSO

RMO

Memory Model Strength

- Many times specifications are weaker than implementations:
 - A chip might document PSO, but implement TSO:
 - Why?

	L	S		L	S		L	S
L	NO	Different address	L	NO	Different address	L	YES	Different address
S	NO	NO	S	NO	Different address	S	Different address	Different address

TSO

PSO

RMO

See you on Wednesday!

keep working on HW 4

Finishing up memory models on Monday