CSE113: Parallel Programming

March 17, 2023

- Topics:
 - Wrapping up GPUs
 - WebGPU
 - End of class

Instruction Buffer						
		Warp Sc	heduler			
Dispatch Unit			Dispatch Unit			
Register File (16,384 x 32-bit)						
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	

Announcements

• HW 5 is out, please get started

Announcements

- Final:
 - All day March 22 (8 AM to 8 PM)
 - Support given between 4 pm and 7 pm.
 - Ask Private Post on Piazza
 - Open note, open slides, open book
 - Open internet to an extent
 - Do not google exact answers
 - Do not ask questions on forums
 - Do not use ChatGPT or other AI tools

Previous Quiz

No previous quiz (sorry!)

Previous Quiz

Which type of GPU will you be using for HW 5?

Nvidia	13 respondents	39 [%]	✓
Intel	15 respondents	45 [%]	
AMD	2 respondents	6 %	
Apple	7 respondents	21 %	

Programming a GPU

Tiny GPU in an embedded system



Fight!



Nvidia Jetson Nano (whole chip, CPU + GPU) 2 Billion transistors 10 TDP Est. \$99 https://www.techpow

https://www.techpowerup.com/gpu-specs/geforce-940m.c2648 https://www.alibaba.com/product-detail/Intel-Core-i7-9700K-8-Cores_62512430487.html https://www.prolast.com/prolast-elevated-boxing-rings-22-x-22/ The CPU in my professor workstation



Intel i7-9700K 2.16 Billion transistors 95 TDP Est. \$316

Embarrassingly parallel



32 cores!

We should parallelize our application!

	Instruction Buffer					
		Warp So	cheduler			
Dispatch Unit			Dispatch Unit			
* *						
	Regist	er File (*	16,384 x	32-bit)		
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	

https://www.techpowerup.com/gpu-specs/docs/nvidia-gtx-980.pdf

First parallelization attempt

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

vector_add<<<1,32>>>(d_a, d_b, d_c, size);

number of threads thread id

GPU Memory

CPU Memory:

Fast: Low Latency Easily saturated: Low Bandwidth Scales well: up to 1 TB DDR

2-lane straight highway driven on by sports cars



Different technologies

16-lane highway on a windy road driven by semi trucks

















Hey, my memory has arrived!



Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

Lets launch with 32 warps

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Optimizing memory accesses

Instruction Buffer						
	Warp Scheduler					
Dispatch Unit			Dispatch Unit			
Register File (16,384 x 32-bit)						
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU	

Optimizing memory accesses



this is the load/store unit. The hardware component responsible for issuing loads and stores.

Why doesn't every core have one?

Optimizing memory accesses



This is the instruction cache... Why doesn't every core have a instruction buffer to keep track of its program?

this is the load/store unit. The hardware component responsible for issuing loads and stores.

Why doesn't every core have one?



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

instruction is fetched from the buffer and distributed to all the cores.

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

Cores can a large register file they share expensive HW units (load/store and special functions)

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

All cores need to wait until all cores finish the first instruction

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

Start the next instruction.

Program: int variable1 = b[0]; int variable2 = c[0]; int variable3 = variable1 + variable2; a[0] = variable3;

Why would we have a programming model like this?



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

Start the next instruction.

Program: int variable1 = b[0]; int variable2 = c[0]; int variable3 = variable1 + variable2; a[0] = variable3;

Why would we have a programming model like this? More cores (share program counters) Can be efficient to share other hardware resources



Lets look closer at memory

Program:

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```

4 cores are accessing memory. what happens if they access the same value?

GPU Memory

Load Store Unit



All read the same value

This is efficient: the load store unit can ask for the value and then broadcast it to all cores.

1 request to GPU memory

Efficient, but probably not too common.



Read contiguous values Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes

Can easily distribute the values to the threads

1 request to GPU memory



Read non-contiguous values

Not good!

Accesses are Serialized. You need 4 requests to GPU memory

GPU Memory

Load Store Unit


Read non-contiguous values

Not good!



Read non-contiguous values

Not good!



Read non-contiguous values

Not good!



Read non-contiguous values

Not good!



Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Chunked Pattern



array a

Chunked Pattern

the first element accessed by the 4 threads sharing a load store unit. What sort of access is this?



array a

Chunked Pattern

the first element accessed by the 4 threads sharing a load store unit. What sort of access is this?



array a

How can we fix this

Stride Pattern



array a

What sort of pattern is this?

Stride Pattern



array a

Go back to our program

```
__global__ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

Lets change this to a stride pattern

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
   for (int i = threadIdx.x; i < size; i+=blockDim.x) {
      d_a[i] = d_b[i] + d_c[i];
   }
}</pre>
```

calling the function

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Coalesced memory accesses

Lets try it! What do we think?

Coalesced memory accesses

Lets try it! What do we think?



What else can we do?

Multiple streaming multiprocessors

We've been talking only about 1 streaming multiprocessor, most GPUs have multiple SMs big ML GPUs have 32. This little GPU has 1

	h	nstructio	on Buffe	er	
		Warp So	cheduler		
Di	spatch Un	it	C)ispatch Ur	it
	Regist	er File ('	16,384 x	32-bit)	
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU

Multiple streaming multiprocessors

We've been talking only about 1 streaming multiprocessor, most GPUs have multiple SMs big ML GPUs have 32. This little GPU has 1

	h	nstructi	on Buffe	ər			ir	nstructio	on Buffe	er			Ìr	nstructio	on Buffe	r				ir	structi	on Buffe	r	
		Warp So	heduler					Warp Sc	heduler					Warp Sc	heduler						Warp So	cheduler		
Di	ispatch Uni	it	[Dispatch U	nit	Dis	spatch Uni	t	D	Dispatch Ur	nit	Di	spatch Uni	t	[ispatch Un	it		Di	spatch Uni	t	E	ispatch Un	it
	Regist	er File ('	16,384 x	₹ 32-bit)			• Registe	er File (1	l6,384 x	32-bit)			Registe	er File (1	16,384 x	32-bit)				• Registe	er File ('	16,384 x	32-bit)	
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	¢	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	(Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	0	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	C	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	C	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	•	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	•	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	•	Core	Core	Core	Core	LD/ST	SFU

Multiple streaming multiprocessors

CUDA provides virtual streaming multiprocessors called **blocks**

Very efficient at launching and joining blocks.

No limit on blocks: launch as many as you need to map 1 thread to 1 data element

	h	nstructi	on Buffe	r	
		Warp St	cheduler		
Di	ispatch Uni	it		Dispatch U	nit
	Regist	er File (16,384 x	32-bit)	
Core	Core	Core	Core		SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SEU
			0	10.07	eru.
	li	nstructi	on Buffe	ər	
		nstructi Warp Si	on Buffe	ər	
Di	ispatch Un	nstructi Warp Se	on Buffe cheduler	er Dispatch U	nit
Di	ispatch Un ∎ Registr	nstructi Warp Si it er File ('	on Buffe cheduler t 16,384 x	Pispatch U € 32-bit)	nit
Di	ispatch Uni ₽ Regista Core	nstructi Warp Si it Er File (Core	on Buffe cheduler 16,384 x Core	or Dispatch U 32-bit) LD/ST	nit
Di Core	ispatch Uni Registi Core Core	nstructi Warp Se it er File (Core Core	on Buffe cheduler 16,384 x Core Core	or Dispatch U 32-bit) LD/ST LD/ST	nit SFU SFU
Di ore ore	In Registr Core Core	nstructi Warp Si it Er File (Core Core	on Buffe cheduler 16,384 x Core Core	Dispatch U 32-bit) LD/ST LD/ST	nit SFU SFU SFU
Di ore ore ore	spatch Un Registr Core Core Core	Natructi Warp St it Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core	ar Jispatch U 32-bit) LD/ST LD/ST LD/ST	SFU SFU SFU SFU
Di ore ore ore ore	spatch Un Registr Core Core Core Core	nstructi Warp So ter File (Core Core Core Core	on Buffe sheduler 16,384 x Core Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST	nit SFU SFU SFU SFU SFU
ore ore ore	Regist Core Core Core Core Core Core	tit Warp Si it Core Core Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core Core	32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU
Di Core Core Core Core Core	In Spartch Units Register Core Core Core Core Core Core Core	Name of the second seco	on Buffeduler t t6,384 x Core Core Core Core Core Core	In the second se	nit SFU SFU SFU SFU SFU SFU SFU

Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
   for (int i = threadIdx.x; i < size; i+=blockDim.x) {
      d_a[i] = d_b[i] + d_c[i];
   }
}</pre>
```

calling the function

Launch with many thread blocks

vector_add<<<1,1024>>>(d_a, d_b, d_c, size);

Go back to our program

```
__global___void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    d_a[i] = d_b[i] + d_c[i];
}
```

calling the function

Need to recalculate some thread ids.

Launch with many thread blocks

vector_add<<<1024,1024>>>(d_a, d_b, d_c, size);

Now we have 1 thread for each element

#define SIZE (1024*1024)

How does this work



Consider thread ids as a flattened array (which is often how they are used to index memory)



Consider thread ids as a flattened array (which is often how they are used to index memory)

Say we specify 8 threads per block (this can be up to 1024)



local thread ids

Consider thread ids as a flattened array (which is often how they are used to index memory)

Say we specify 8 threads per block (this can be up to 1024)

Thread ids are local to a block

```
Compute global id? blockIdx.x * blockDim.x + threadIdx.x
```



```
local thread ids
```

- Consider thread ids as a flattened array (which is often how they are used to index memory)
- Say we specify 8 threads per block (this can be up to 1024)
- Thread ids are local to a block

```
Compute global id? blockIdx.x * blockDim.x + threadIdx.x
```

Final Round

Tiny GPU in an embedded system



Fight!



The CPU in my professor workstation



Intel i7-9700K 2.16 Billion transistors 95 TDP Est. \$316

Nvidia Jetson Nano (whole chip, CPU + GPU) 2 Billion transistors 10 TDP Est. \$99 https://www.techpow

https://www.techpowerup.com/gpu-specs/geforce-940m.c2648 https://www.alibaba.com/product-detail/Intel-Core-i7-9700K-8-Cores_62512430487.html https://www.prolast.com/prolast-elevated-boxing-rings-22-x-22/

- The language is wgsl
 - It is new, there are not many examples (and the specification changes!)
 - Official specification is here: https://www.w3.org/TR/WGSL/

- wgsl is NOT javascript
- Javascript is interpreted: not possible on GPUs
- wgsl is compiled
 - into Vulkan on Linux
 - into Metal on Apple
 - into HLSL on Windows
- No printing (can be difficult to debug)

• variables (optional types):

```
var <name> = <value>;
```

```
var cluster_dist = 3.0;
```

```
var <name> : <type> = <value>;
var cluster dist : f32 = 3.0;
```

```
struct Particle {
    pos : vec2<f32>;
};
```

- types:
 - i32
 - u32
 - f32
 - vec2<f32>
 - array<type>

struct Particles {
 particles : array<Particle>;
};

var index_pos : vec2<f32> = particlesA.particles[index].pos;

• structures var index

var index : u32 = GlobalInvocationID.x;

• Built-ins (global id) you have one thread for each particle!

- Built in functions:
 - arrayLength
 - sqrt
 - pow
 - distance

For loops:

for (var i : u32 = 0u; i < arrayLength(&particlesA.particles); i = i + 1u) {
...
}</pre>



- Types can be frustrating
- But compiler errors will help you, and you can do casts.

Last day of class!

• I hope after the final you take some time to reflect

Taking a class is like going on a long hike





Mutexes





Concurrent Data structures

Mutexes



Take some time in the spring break to enjoy the view!
Thank you!

- You are now all now experts on parallel programming!
- You're all going to do great on the final!
- Thank you for being such great students!
- See you around!