CSE113: Parallel Programming

March 10, 2023

• Topics:

- Homework 5
- Javascript webworkers
- GPU programming

Instruction Buffer					
Warp Scheduler					
Dispatch Unit			Dispatch Unit		
	_		•		
Register File (16,384 x 32-bit)					
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU

Announcements

- HW 2 grades are out, let us know if there are any issues
 - Especially let us know if there are issues with throughput
- Work on Homework 4 (You have until tomorrow to turn it in)
- HW 5 is out
- Last week of class!

The C++ Parallel and Concurrent schedulers are the same, the only difference is that parallel is optimized to run on multiple cores, while concurrent is meant to timeshare on a single core.

⊖ True

⊖ False

Here are two statements:

(a) The car will never roll down a hill

(b) The car will eventually travel from UCSC to Natural Bridges

These statements are:

 \bigcirc Both are safety properties

 \bigcirc Both are liveness properties

 \bigcirc a is a liveness property and b is a safety property

 \bigcirc a is a safety property and b is a liveness property

This is the last lecture of lecture 4: please provide any feedback you might have about the module: the material, lectures, slides, homework. Please let me know what you liked and what you didn't like so I can improve the course for future students!

Teaching GPU programming

- This is difficult!
- Nvidia GPUs have the most straightforward programming model (CUDA). They also have great PR.
- It is extremely difficult to get a class of 120 students access to Nvidia GPUs these days.
 - AWS? Expensive and often oversubscribed w.r.t. GPUs
 - Department? ML folks get priority and super computing clusters are painful

- It is the first time offering this homework, so feedback is very welcome and we will be generous with support.
- Thanks to Mingun Cho who basically did all the work setting up the assignment!



- Prerequisits
 - Google Chrome Canary
 - (if you have linux, Google Chrome Dev might work)
- Why do we need the Canary?
 - WebGPU is new and support is inconsistent on main (Although it is officially supported)
 - Perhaps more interesting is the shared array buffer.

- Javascript shared array buffer:
 - How javascript threads can actually share memory
 - Similar to memory in C++

Shared memory and high-resolution timers were effectively disabled at the start of 2018 ^[2] in light of Spectre ^[2]. In 2020, a new, secure approach has been standardized to re-enable shared memory. With a few security measures, postMessage() will no longer throw for SharedArrayBuffer objects and shared memory across threads will be available:

As a baseline requirement, your document needs to be in a secure context.

Your application will be in a secure context (you are writing and running locally!)

• You will also need Python3 to run a little server

• Let's have a look!

- Your assignment:
 - N-body simulation
- Each particle interacts with every other particle







Examples

- Gravity:
- Boids:
 - https://en.wikipedia.org/wiki/Boids



Your homework

- Part 1 of your homework will do this on a single javascript thread
- Demo

Your homework

• Looks good, but with more particles, things start to go slower...

Your homework

- Looks good, but with more particles, things start to go slower...
- Part 2 of the homework is to implement with multiple CPU threads using javascript webworkers
 - Should get around a linear speedup
- Part 3 is to implement with webGPU
 - Should get a BIG speedup!
- You need to explore how many particles you can simulate while keeping a 60 FPS framerate.

Let's look at the code and see some javascript

- look at HTML
- how to print to the console (with interpolation).
 - Syntax errors
- how to interact with HTML
 - overwrite elements
 - modify elements

Shared Array Buffer

- Like Malloc, allocates a "pointer" to a contagious array of bytes
- Can pass the "pointer" to different threads (webworkers)
- Need to instantiate a typed array to access the values
- Example

Web Workers

- How to do multi-threading in javascript
- Async
 - Concurrent (executes on the same thread)
 - Good for I/O and user interactions
- Web Workers will execute on multiple cores
 - Better for compute intensive applications
 - Better performance

How to use?

- Create a new worker with a file
 - Doesn't do anything yet
- File contains a function: "on message"
- Main file calls "post message" to start the thread along with arguments
- Worker sends a message back to the main file, it can catch the data

Web Workers

Example with data and arrays

Start on GPU lectures

Programming a GPU

Tiny GPU in an embedded system



Fight!



Nvidia Jetson Nano (whole chip, CPU + GPU) 2 Billion transistors 10 TDP Est. \$99 https://www.techpow

https://www.techpowerup.com/gpu-specs/geforce-940m.c2648 https://www.alibaba.com/product-detail/Intel-Core-i7-9700K-8-Cores_62512430487.html https://www.prolast.com/prolast-elevated-boxing-rings-22-x-22/ The CPU in my professor workstation



Intel i7-9700K 2.16 Billion transistors 95 TDP Est. \$316

Programming a GPU

• The problem: Vector addition

Embarrassingly parallel



Programming a GPU

- The problem: Vector addition
- Who can do it faster?

Lets set up the CPU

• CPU code

Now for the GPU

• Its going to take a bit of work....

• We need to allocate and initialize memory

• GPUs come in two flavors



Pros and cons of each?

• GPUs come in two flavors



• GPUs come in two flavors

Pros and cons of each?
*Different types of memory for discrete
*Swappable for discrete
*More energy efficient for integrated
*Better memory utilization for integrated



• GPUs come in two flavors

Discrete

CPU GPU **Graphics Memory** System Memory PCIE

Although mobile GPUs share the system memory, Most still require you to program as if they didn't have shared memory.

Why?





• GPUs come in two flavors

Discrete



Although mobile GPUs share the system memory, Most still require you to program as if they didn't have shared memory.

Why?





• GPUs come in two flavors

Although mobile GPUs share the system memory, Most still require you to program as if they didn't have shared memory.

Why?





In many cases, CPU-GPU communication is not fully supported coherence, fences, and RMWs might now be supported.





PCIE




How do we allocate memory on a CPU?



How do we allocate CPU memory on the host?

• Our heterogeneous, parallel, programming model

int *x = (int*) malloc(sizeof(int)*SIZE);



How do we allocate CPU memory on the host?



We need to allocate GPU memory on the host



We need to allocate GPU memory on the host



We need to allocate GPU memory on the host



We need to allocate GPU memory on the host





• Our heterogeneous, parallel, programming model

If we can't access d_x on the CPU, how do we initialize the memory?

GPU has no access to input devices e.g. disk



• Our heterogeneous, parallel, programming model

If we can't access d_x on the CPU, how do we initialize the memory?

GPU has no access to input devices e.g. disk



• Our heterogeneous, parallel, programming model

If we can't access d_x on the CPU, how do we initialize the memory?

GPU has no access to input devices e.g. disk



How does this look in code?

How does this look in code?

Nothing too exciting yet.

- Write a special function in your C++ code.
 - Called a Kernel
 - Use the new keyword ___global___
 - Keywords in
 - OpenCL __kernel
 - Metal kernel
- Write it how you'd write any other function

```
__global___ void vector_add(int * a, int * b, int * c, int size) {
    for (int i = 0; i < size; i++) {
        a[i] = b[i] + c[i];
    }
}</pre>
```

```
__global___ void vector_add(int * a, int * b, int * c, int size) {
   for (int i = 0; i < size; i++) {
      a[i] = b[i] + c[i];
   }
}</pre>
```

calling the function

```
__global___ void vector_add(int * a, int * b, int * c, int size) {
   for (int i = 0; i < size; i++) {
      a[i] = b[i] + c[i];
   }
}</pre>
```

calling the function

What in the world? special new CUDA syntax. We will talk more soon

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    for (int i = 0; i < size; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

Pass in pointers to memory on the device

calling the function

• Our heterogeneous, parallel, programming model

Remember, GPU needs to access its own memory



```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    for (int i = 0; i < size; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

Constants can be passed in regularly

calling the function

Are we ready to run the program? What are we missing?





Finally, we can run the GPU program!

Lets see what all the hype is about



It didn't do so well...

- Lets look at some GPU documentation.
- The Maxwell whitepaper shows a diagram of one of the GPU cores

Instruction Buffer								
Warp Scheduler								
Dispatch Unit			Dispatch Unit					
Register File (16,384 x 32-bit)								
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			

https://www.techpowerup.com/gpu-specs/docs/nvidia-gtx-980.pdf

woah, 32 cores!

We should parallelize our application!

	Instruction Buffer								
Warp Scheduler									
Dispatch Unit			Dispatch Unit						
Partictor Eila /16 294 x 22 hit)									
Register File (10,364 x 32-bit)									
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				

https://www.techpowerup.com/gpu-specs/docs/nvidia-gtx-980.pdf

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    for (int i = 0; i < size; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    for (int i = 0; i < size; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

vector_add<<<1,32>>>(d_a, d_b, d_c, size);

number of threads to launch the program with

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

number of threads

```
vector_add<<<1,32>>>(d_a, d_b, d_c, size);
```

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

vector_add<<<1,32>>>(d_a, d_b, d_c, size);

number of threads thread id

Lets try it! What do we think?



Getting better but we have a long ways to go!
GPU Memory



GPU Memory

CPU Memory:

Fast: Low Latency Easily saturated: Low Bandwidth Scales well: up to 1 TB DDR

2-lane straight highway driven on by sports cars



Different technologies

16-lane highway on a windy road driven by semi trucks

GPU Memory

bandwidth: ~**700 GB/s** for GPU ~**50 GB/s** for CPUs

memory Latency:~600 cycles for GPU memory~200 cycles for CPU memory

Cache Latency: ~**28** cycles for L1 hit for GPU ~**4** cycles for L1 hit on CPUs









warp 0



600 cycles!



warp 0

















Hey, my memory has arrived!



But wait, I thought preemption was expensive?



But wait, I thought preemption was expensive?

Registers all stay on chip

Instruction Buffer									
Warp Scheduler									
Dispatch Unit			Dispatch Unit						
Register File (16,384 x 32-bit)									
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				

But wait, I thought preemption was expensive? dedicated scheduler logic



But wait, I thought preemption was expensive?

bound on number of warps: 32

Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

Lets launch with 32 warps

```
vector_add<<<1,32>>>(d_a, d_b, d_c, size);
```

Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

Lets launch with 32 warps

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Concurrent warps

Lets try it! What do we think?

Concurrent warps

Lets try it! What do we think?



Getting better!

Optimizing memory accesses

Instruction Buffer								
Warp Scheduler								
Dispatch Unit			Dispatch Unit					
Register File (16,384 x 32-bit)								
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			

Optimizing memory accesses



this is the load/store unit. The hardware component responsible for issuing loads and stores.

Why doesn't every core have one?

Optimizing memory accesses



This is the instruction cache... Why doesn't every core have a instruction buffer to keep track of its program?

this is the load/store unit. The hardware component responsible for issuing loads and stores.

Why doesn't every core have one?



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

instruction is fetched from the buffer and distributed to all the cores.

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

Cores can a large register file they share expensive HW units (load/store and special functions)

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

All cores need to wait until all cores finish the first instruction

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

Start the next instruction.

Program: int variable1 = b[0]; int variable2 = c[0]; int variable3 = variable1 + variable2; a[0] = variable3;

Why would we have a programming model like this?



Groups of 32 threads are called a "warp"

They are executed in lock-step, i.e. they all execute the same instruction at the same time

Start the next instruction.

Program: int variable1 = b[0]; int variable2 = c[0]; int variable3 = variable1 + variable2; a[0] = variable3;

Why would we have a programming model like this? More cores (share program counters) Can be efficient to share other hardware resources



Lets look closer at memory

Program:

```
int variable1 = b[0];
int variable2 = c[0];
int variable3 = variable1 + variable2;
a[0] = variable3;
```

4 cores are accessing memory. what happens if they access the same value?

4 cores are accessing memory. What can happen

GPU Memory

Load Store Unit


All read the same value

GPU Memory

Load Store Unit



All read the same value

This is efficient: the load store unit can ask for the value and then broadcast it to all cores.



All read the same value

This is efficient: the load store unit can ask for the value and then broadcast it to all cores.

1 request to GPU memory

Efficient, but probably not too common.



Read contiguous values

GPU Memory

Load Store Unit



Read contiguous values Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes **GPU Memory**

Load Store Unit



Read contiguous values Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes





Read contiguous values Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes

Can easily distribute the values to the threads





Read contiguous values Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes

Can easily distribute the values to the threads

1 request to GPU memory



Read non-contiguous values

Not good!

Accesses are Serialized. You need 4 requests to GPU memory

GPU Memory

Load Store Unit



Read non-contiguous values

Not good!



Read non-contiguous values

Not good!



Read non-contiguous values

Not good!



Read non-contiguous values

Not good!



Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

```
vector_add<<<1,32>>>(d_a, d_b, d_c, size);
```

Chunked Pattern



array a

Chunked Pattern

the first element accessed by the 4 threads sharing a load store unit. What sort of access is this?



array a

Chunked Pattern

the first element accessed by the 4 threads sharing a load store unit. What sort of access is this?



array a

How can we fix this

Stride Pattern



array a

What sort of pattern is this?

Stride Pattern



array a

Go back to our program

```
__global__ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```

calling the function

Lets change this to a stride pattern

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
   for (int i = threadIdx.x; i < size; i+=blockDim.x) {
      d_a[i] = d_b[i] + d_c[i];
   }
}</pre>
```

calling the function

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

Coalesced memory accesses

Lets try it! What do we think?

Coalesced memory accesses

Lets try it! What do we think?



What else can we do?

Multiple streaming multiprocessors

We've been talking only about 1 streaming multiprocessor, most GPUs have multiple SMs big ML GPUs have 32. My GPU has 4

	h	nstructio	on Buffe	er	
		Warp So	cheduler		
Di	spatch Un	it	C	ispatch Ur	it
	Regist	er File ('	16,384 x	32-bit)	
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU

Multiple streaming multiprocessors

We've been talking only about 1 streaming multiprocessor, most GPUs have multiple SMs big ML GPUs have 32. This little GPU has 1

	h	nstructi	on Buffe	ər			Ìr	nstructio	on Buffe	er			h	nstructio	on Buffe	r			Ìr	nstructi	on Buffe	r	
		Warp So	cheduler					Warp So	heduler					Warp Sc	heduler					Warp So	cheduler		
Di	ispatch Uni	it	[Dispatch Ur	nit	Dis	spatch Uni	t	D	Dispatch Un	nit	Di	spatch Uni	it		ispatch Ur	it	Di	spatch Uni	t		ispatch Ur	it
	* Regist	er File ('	16,384 x	* 32-bit)			* Registe	er File (1	l6,384 x	32-bit)			Registe	er File (1	6,384 x	32- bit)			* Registe	er File ('	16,384 x	32- bit)	
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU

Multiple streaming multiprocessors

CUDA provides virtual streaming multiprocessors called **blocks**

Very efficient at launching and joining blocks.

No limit on blocks: launch as many as you need to map 1 thread to 1 data element

	h	nstructi	on Buffe	r	
		Warp St	cheduler		
Di	ispatch Uni	it		Dispatch U	nit
	Regist	er File (16,384 x	32-bit)	
Core	Core	Core	Core		SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SEU
			0	10.07	eru.
	li	nstructi	on Buffe	ər	
		nstructi Warp Si	on Buffe	ər	
Di	ispatch Un	nstructi Warp Se	on Buffe cheduler	er Dispatch U	nit
Di	ispatch Un ∎ Registr	nstructi Warp Si it er File ('	on Buffe cheduler t 16,384 x	Pispatch U € 32-bit)	nit
Di	ispatch Uni ₽ Regista Core	nstructi Warp Si it Er File (Core	on Buffe cheduler 16,384 x Core	or Dispatch U 32-bit) LD/ST	nit
Di Core	ispatch Uni Registi Core Core	nstructi Warp Se it er File (Core Core	on Buffe cheduler 16,384 x Core Core	or Dispatch U 32-bit) LD/ST LD/ST	nit SFU SFU
Di ore ore	In Registr Core Core	nstructi Warp Si it Er File (Core Core	on Buffe cheduler 16,384 x Core Core	Dispatch U 32-bit) LD/ST LD/ST	nit SFU SFU SFU
Di ore ore ore	spatch Un Registr Core Core Core	Natructi Warp St it Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core	ar Jispatch U 32-bit) LD/ST LD/ST LD/ST	SFU SFU SFU SFU
Di ore ore ore ore	spatch Un Registr Core Core Core Core	nstructi Warp So ter File (Core Core Core Core	on Buffe sheduler 16,384 x Core Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST	nit SFU SFU SFU SFU SFU
ore ore ore	Regist Core Core Core Core Core Core	ter File (Core Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core Core	32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU
Di Core Core Core Core Core	In Spatch Units Register Core Core Core Core Core Core Core Co	Name of the second seco	on Buffeduler t t6,384 x Core Core Core Core Core Core	In the second se	nit SFU SFU SFU SFU SFU SFU SFU

Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
   for (int i = threadIdx.x; i < size; i+=blockDim.x) {
      d_a[i] = d_b[i] + d_c[i];
   }
}</pre>
```

calling the function

Launch with many thread blocks

vector_add<<<1,1024>>>(d_a, d_b, d_c, size);

Go back to our program

```
__global___void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    d_a[i] = d_b[i] + d_c[i];
}
```

calling the function

Need to recalculate some thread ids.

Launch with many thread blocks

vector_add<<<1024,1024>>>(d_a, d_b, d_c, size);

Now we have 1 thread for each element

#define SIZE (1024*1024)

Final Round

Tiny GPU in an embedded system



Fight!



Nvidia Jetson Nano (whole chip, CPU + GPU) 2 Billion transistors 10 TDP Est. \$99 https://www.techpow

https://www.techpowerup.com/gpu-specs/geforce-940m.c2648 https://www.alibaba.com/product-detail/Intel-Core-i7-9700K-8-Cores_62512430487.html https://www.prolast.com/prolast-elevated-boxing-rings-22-x-22/ The CPU in my professor workstation



Intel i7-9700K 2.16 Billion transistors 95 TDP Est. \$316

See you on Wednesday

- Turn in HW 4 if you haven't already
- Working on GPU programming!