CSE113: Parallel Programming Jan. 25, 2023

• Topics:

- Mutual exclusion examples
- Multiple mutexes
- Mutex properties
- Atomic operation properties

	mutex request
	mutex acquire
	account += 1
mutex request	mutex release
mutex acquire	
account -= 1	
mutex release	
,	
me	

Announcements

- Homework is due tomorrow
 - 4 free late days on each assignment, so you have until Monday
 - No days after that, no exceptions
- Still plenty of chances to get help
 - TA/Tutor
 - My office hours tomorrow
 - I am not as good at Docker and Git as the tutors and TAs
 - Piazza
 - When asking for help, try to debug first and let us know the steps.

Announcements

- Homework notes:
 - We did not give you all the tests in the autograder!
 - Passing all the tests is a good indication that you are on the right track
 - We will be grading speedups, which the autograder does not check for right now.
 - Your solutions should enable the reference computation to utilize ILP, and thus you should see a speedup
 - Part 2: The chunking method we discussed in class will not give a speedup on the servers. You will have to think of other chunking methods. You will need to get a speedup on the grading server to get full points.
 - You should mention the speedups you see on your local machine in your report.

Announcements

- Friday class will be by Jessica and Devon
 - High-performance computing by Jessica
 - GPU introduction by Devon
- There will be a quiz

A data conflict is when two threads access the same memory location.


How many interleavings are possible with 3 threads, each them executing 1 event?

How many extra arguments are required to turn a function into an SPMD function?


Write a few sentences about how you can remove data-conflicts from your program. We have mentioned a few ways in class, but feel free to mention other ways you can think of!

Review


Embarrassingly parallel



Embarrassingly parallel





Embarrassingly parallel



Reasoning about parallel programs

Programs to events:





How many possible interleavings? Combinatorics question:

if Thread 0 has N events if Thread 1 has M events

 $\frac{(N+M)!}{N!M!}$


j = 0
check(j < HOURS)
tylers_account += 1
j++ (j == 1)
check(j < HOURS)</pre>


time

Concurrent execution

time

in our example there are 252 possible interleavings!







<pre>T1_load = *tylers_account</pre>
T1_load+= 1
<pre>*tylers_account = T1_load</pre>

tylers_account has -1 at the end of this interleaving!

concurrent execution

T0_load = *tylers_account

T1_load = *tylers_account


T0_load -= 1 T1 load+= 1 *tylers_account = T1_load

*tylers_account = T0_load

How to reason about our programs

- We don't want data conflicts
 - Requires reasoning about the compiler and machine. Not portable and extremely error prone
 - Technically undefined in C++ and Java
- View simpler versions of the program
 - e.g. one loop iteration
- High-level properties
 - Final value in the account after execution

Mutex events





concurrent execution



concurrent execution

mutex request



at this point, thread 0 holds the mutex. another thread cannot acquire the mutex until thread 0 releases the mutex also called the **critical section.**

concurrent execution

mutex request mutex acquire



Allowed to request


concurrent execution

mutex acquire

mutex request

mutex request





concurrent execution

mutex request

mutex acquire mutex request

est mutex acquire

disallowed!



Thread 0 has released the mutex

concurrent execution

mutex request

mutex acquire mutex request

tylers_account -= 1 mutex release



Thread 1 can take the mutex and enter the critical section

concurrent execution

mutex request

mutex acquire mutex request

tylers_account -= 1 | mute

mutex release mutex acquire



A mutex restricts the number of allowed interleavings Critical section are mutually exclusive: i.e. they cannot interleave

Thread 1 can take the mutex and enter the critical section

concurrent execution

mutex request

mutex acquire mutex request

tylers_account -= 1

mutex release mutex acquire

tylers_account += 1

mutex release



It means we don't have to think about 3 address code

Thread 1 can take the mutex and enter the critical section

concurrent execution

mutex request m

mutex acquire mutex request


tylers_account -= 1 mu

mutex release mutex acquire

tylers_account += 1

mutex release

Make sure to unlock your mutex!



time	mutex request	mutex request
	mutex acquire	mutex acquire
	tylers_account -= 1	<pre>tylers_account += 1</pre>
	<pre>printf("warning!\n");</pre>	mutex release
Ļ		

concurrent execution

Thread 1 is stuck!

time

mutex request

mutex acquire

tylers_account -= 1 mutex request

printf("warning!\n")

New material


Lecture schedule

- Mutex performance considerations
- Multiple mutexes

- What about timing?
 - Overhead of acquiring/releasing mutex
 - Cache flushing (heavier weight than coherence)
 - Reduces parallelism


- What about timing?
 - Overhead of acquiring/releasing mutex
 - Cache flushing (heavier weight than coherence)
 - Reduces parallelism

in a parallel system without the mutex



- What about timing?
 - Overhead of acquiring/releasing mutex
 - Cache flushing (heavier weight than coherence)
 - Reduces parallelism

in a parallel system with the mutex



Long periods of waiting in the threads

Code example


try to keep mutual exclusion sections small!

Code example with overhead

Mutex Performance

Try to keep mutual exclusion sections small! Protect only data conflicts!

Code example with overhead




Long periods of waiting in the threads

Mutex Performance

Try to keep mutual exclusion sections small! Protect only data conflicts!

Code example with overhead



overlap the overhead (i.e. computation without any data conflicts)

Mutex alternatives?

Other ways to implement accounts?

Atomic Read-modify-write (RMWs): primitive instructions that implement a read event, modify event, and write event indivisibly, i.e. it cannot be interleaved.

```
atomic_fetch_add(atomic_int * addr, int value) {
    int tmp = *addr; // read
    tmp += value; // modify
    *addr = tmp; // write
}
```

other operations: max, min, etc.

```
Tyler's coffee addiction:
```

```
m.lock();
tylers_account -= 1;
m.unlock();
```

Tyler's employer

```
m.lock();
tylers_account += 1;
m.unlock();
```

time

```
Tyler's coffee addiction:
```

```
m.lock();
tylers_account -= 1;
m.unlock();
```

Tyler's employer

```
m.lock();
tylers_account += 1;
m.unlock();
```

time

Tyler's coffee addiction:

Tyler's employer

tylers_account -= 1;

tylers_account += 1;

time

Tyler's coffee addiction:

atomic_fetch_add(&tylers_account, -1);

Tyler's employer

atomic_fetch_add(&tylers_account, 1);

time

Tyler's coffee addiction:

atomic_fetch_add(&tylers_account, -1);

Tyler's employer

atomic_fetch_add(&tylers_account, 1);

atomic_fetch_add(&tylers_account, -1);

time

time

atomic_fetch_add(&tylers_account, 1);

Tyler's coffee addiction:

atomic_fetch_add(&tylers_account, -1);

Tyler's employer

atomic_fetch_add(&tylers_account, 1);

atomic_fetch_add(&tylers_account, -1);

time

time

atomic_fetch_add(&tylers_account, 1);

Two indivisible events. Either the coffee or the employer comes first either way, account is 0 afterwards.

Tyler's coffee addiction:

atomic_fetch_add(&tylers_account, -1);

Tyler's employer

atomic_fetch_add(&tylers_account, 1);

atomic_fetch_add(&tylers_account, -1);

time

atomic_fetch_add(&tylers_account, 1);

Code example

Atomic RMWs

Pros? Cons?

Atomic RMWs

Pros? Cons?

Not all architectures support RMWs (although more common with C++11)

Limits critical section (what if account needs additional updating?)

atomic types need to propagate through the entire application

Lets say I have two accounts:


- Business account
- Personal account
- Need to protect both of them using a mutex
 - Easy, we can just the same mutex

Lets say I have two accounts:

- Business account
- Personal account
- No reason individual accounts can't be accessed in parallel

Lets say I have two accounts:


- Business account
- Personal account
- No reason individual accounts can't be accessed in parallel



Long periods of waiting in the threads


Mutexes are objects. We can create multiple versions of them to protect different shared data.

MutexP for personal account MutexB for business account




Mutexes are objects. We can create multiple versions of them to protect different shared data.

MutexP for personal account MutexB for business account




Mutexes are objects. We can create multiple versions of them to protect different shared data.

MutexP for personal account MutexB for business account




Mutexes are objects. We can create multiple versions of them to protect different shared data.

MutexP for personal account MutexB for business account



Mutexes are objects. We can create multiple versions of them to protect different shared data.

MutexP for personal account MutexB for business account



Mutexes are objects. We can create multiple versions of them to protect different shared data.

MutexP for personal account MutexB for business account

Managing multiple mutexes

Consider this increasingly elaborate scheme

My accounts start being audited by two agents:

- UCSC
- IRS
- They need to examine the accounts at the same time. They need to acquire both locks

Managing multiple mutexes

Consider this increasingly elaborate scheme

My accounts start being audited by two agents:

- UCSC
- IRS
- Code example


• Our program deadlocked! What happened?





UCSC


mutexP request












• Our program deadlocked! What happened?

IRS has the personal mutex and won't release it until it acquires the business mutex. UCSC has the business mutex and won't release it until it acquires the personal mutex.

This is called a deadlock!



- Our program deadlocked! What happened?
- Fix: Acquire mutexes in the same order
- Proof sketch by contradiction
 - Thread 0 is holding mutex X waiting for mutex Y
 - Thread 1 is holding mutex Y waiting for mutex X

Assume the order that you acquire mutexes is X then Y Thread 1 cannot hold mutex Y without holding mutex X. Thread 1 cannot hold mutex X because thread 0 is holding mutex X Thus the deadlock cannot occur

- Our program deadlocked! What happened?
- Fix: Acquire mutexes in the same order

Double check with testing

- Proof sketch by contradiction
 - Thread 0 is holding mutex X waiting for mutex Y
 - Thread 1 is holding mutex Y waiting for mutex X

Assume the order that you acquire mutexes is X then Y Thread 1 cannot hold mutex Y without holding mutex X. Thread 1 cannot hold mutex X because thread 0 is holding mutex X Thus the deadlock cannot occur

Programming with mutexes can be HARD!

make sure all data conflicts are protected with a mutex

keep critical sections small

balance between having many mutexes (provides performance) but gives the potential for deadlocks

Towards Implementations

Properties of mutexes

Three properties

• **Mutual exclusion** - Only 1 thread can hold the mutex at a time. Critical sections cannot interleave

> Other threads are allowed to request, but not acquire until the thread that has acquired the mutex releases it.

concurrent execution

mutex request

mutex acquire mutex request

uest mutex acquire


disallowed!

Three properties

• **Mutual exclusion** - Only 1 thread can hold the mutex at a time. Critical sections cannot interleave

> Other threads are allowed to request, but not acquire until the thread that has acquired the mutex releases it.

concurrent execution



Three properties

• **Deadlock Freedom** - If a thread has requested the mutex, and no thread currently holds the mutex, the mutex must be acquired by one of the requesting threads

concurrent execution

mutex request mutex request

time

Three properties

 Deadlock Freedom - If a thread has requested the mutex, and no thread currently holds the mutex, the mutex must be acquired by one of the requesting threads

> Program cannot hang here Either thread 0 or thread 1 must acquire the mutex

concurrent execution

mutex request mutex request

Three properties

 Deadlock Freedom - If a thread has requested the mutex, and no thread currently holds the mutex, the mutex must be acquired by one of the requesting threads

> Program cannot hang here Either thread 0 or thread 1 must acquire the mutex

concurrent execution

mutex request mutex request mutex acquire

allowed

Three properties

 Deadlock Freedom - If a thread has requested the mutex, and no thread currently holds the mutex, the mutex must be acquired by one of the requesting threads

> Program cannot hang here Either thread 0 or thread 1 must acquire the mutex

concurrent execution

mutex request mutex request mutex acquire

also allowed

Three properties

• Starvation Freedom (*Optional*) - A thread that requests the mutex must eventually obtain the mutex.

Thread 1 (yellow) requests the mutex but never gets it

concurrent execution



Three properties

• Starvation Freedom (*Optional*) - A thread that requests the mutex must eventually obtain the mutex.

Thread 1 (yellow) requests the mutex but never gets it

concurrent execution



Difficult to provide in practice and timing variations usually provide this property naturally

Recap: three properties

- Mutual Exclusion: Two threads cannot be in the critical section at the same time
- **Deadlock Freedom**: If a thread has requested the mutex, and no thread currently holds the mutex, the mutex must be acquired by one of the requesting threads
- Starvation Freedom (*optional*): A thread that requests the mutex must eventually obtain the mutex.

Building blocks

- Memory reads and memory writes
 - later: read-modify-writes
- We need to guarantee that our reads and writes actually go to memory.
 - And other properties we will see soon
- To do this, we will use C++ atomic operations

A historical perspective

- Adding concurrency support to a programming language is hard!
- The memory model defines how threads can safely share memory
- Java tried to do this,

wikipedia

The original Java memory model, developed in 1995, was widely perceived as broken, preventing many runtime optimizations and not providing strong enough guarantees for code safety. It was updated through the Java Community Process, as Java Specification Request 133 (JSR-133), which took effect in 2004, for Tiger (Java 5.0).^{[1][2]}

Brian Goetz (2019)

It is worth noting that broken techniques like double-checked locking are still broken under the new memory model, a

A historical perspective

- How is C++?
- Has issues (imprecise, not modular)
 - but at least considered safe
 - Specification makes it difficult to reason about all programs
 - Open problem!
- Luckily mutexes (and their implementations) avoid the problematic areas of the language!

Our primitive instructions

- Types: atomic_int
- Interface (C++ provides overloaded operators):
 - load
 - store
- Properties:
 - loads and stores will always go to memory.
 - compiler memory fence
 - hardware memory fence

- loads and stores will always go to memory
- Compiler example, performance difference

- loads and stores will always go to memory
- Compiler example, performance difference

```
int foo(int x) {
    x = 0;
    for (int i = 0; i < 2048; i++) {
        x++;
     }
    return x;
}</pre>
```

```
int foo(atomic x) {
    x.store(0);
    for (int i = 0; i < 2048; i++) {
        int tmp = x.load();
        tmp++;
        x.store(tmp);
    }
    return x.load();
}</pre>
```

- loads and stores will always go to memory
- Compiler example, performance difference
- Compiler makes reasoning about parallel code hard, but big performance improvements:
 - O(2048) vs. O(1)

- Compiler Fence
- Compiler can be aggressive with memory operations:
 - For non-atomic memory locations, the following optimizations are valid

- Compiler Fence
- Compiler can be aggressive with memory operations:
 - For non-atomic memory locations, the following optimizations are valid

a[i] = 0; a[i] = 1;

can be optimized to:

a[i] = 1;

- Compiler Fence
- Compiler can be aggressive with memory operations:
 - For non-atomic memory locations, the following optimizations are valid

a[i] = 0;x = a[i];a[i] = 1;

can be optimized to:

a[i] = 1;

can be optimized to:

- Compiler Fence
- Compiler can be aggressive with memory operations:
 - For non-atomic memory locations, the following optimizations are valid

a[i] = 0; a[i] = 1;	x = a[i]; x2 = a[i];	a[i] = 6; x = a[i];
can be optimized to:	can be optimized to:	can be optimized to:
a[i] = 1;	x = a[i]; x2 = x;	x = 6;

- Compiler Fence
- Compiler can be aggressive with memory operations:
 - For non-atomic memory locations, the following optimizations are valid
- And many others... especially when you consider mixing with other optimizations
 - Very difficult to understand when/where memory accesses will actually occur in your code

• Compiler Fence

Compiler cannot keep personal_account in a register past the mutex

mutexP request _ mutexF	acquire Personal	account -= 1	mutexP release			>
]
mutexP request				mutexP acquire	Personal_account += 1	mutexP release
				becaus update	e this thread needs to see d view	the

• Compiler Fence

what can go wrong if the compiler doesn't write values to memory?

mutexP request mutexP acquire Personal account -=	mutexP release	
---	----------------	--

mutexP request	mutexP acquire	Personal account += 1	mutexP release
muterr request			

• Compiler Fence

what can go wrong if the compiler doesn't write values to memory?

Personal_account += 1

mutexP release

initially personal_account is 0


mutexP request

mutexP request	mutexP acquire	Personal_acco	ount -= 1	mutexP release		

mutexP acquire


• Compiler Fence

what can go wrong if the compiler doesn't write values to memory?



• Compiler Fence


what can go wrong if the compiler doesn't write values to memory?




loads 0 writes 1

• Compiler Fence

what can go wrong if the compiler doesn't write values to memory?




• Also provides a memory barrier






C1	mutovD roquest	mutexP acquire	Personal account += 1	mutexP release
CT	mutexP request	•		






C1	mutexP request	mutexP acquire	Personal account += 1	mutexP release
CT	mutexp request	•		




C0	mutexP request	mutexP acquire	Peronal_account	-= 1	mutexP release	<u>}</u>	
----	----------------	----------------	-----------------	------	----------------	----------	--

C1	mutov D roquest	mutexP acquire	Personal account += 1	mutexP release
	mutexP request	•		






C1	mutovD request	mutexP acquire	Personal account += 1	mutexP release
	mutexP request	•		






C1	mutov D request	mutexP acquire	Personal account += 1	mutexP release
CT	— mutexP request			




C0	mutexP request mutexP acquire Peron	al_account -= 1 mutexP relea	ase	

C1 [mutovD request	mutexP acquire	Personal	account	+= 1	mutexP release
	mutexP request		1 CI DOMAI		• •	




C0	. mutexP request _ mutexP acquire _	Peronal_account -= 1	mutexP release	


C1mutexP request	mutexP acquire	Personal_account += 1 _ mutex	P release
------------------	----------------	-------------------------------	-----------



C0	mutexP request - mutexP acquire -	Peronal_account -= 1	mutexP release			•
C1	- mutexP request			mutexP acquire	Personal_account += 1	mutexP release




C0	mutexP request _ mutexP acquire _	Peronal_account -	-= 1 mutexP release			
C1				mutexP acquire	Personal_account += 1	mutexP release



C0	mutexP request	mutexP acquire	Peronal_a	account	-= 1	mutexP release						
C1	- mutexP request						mutexP acquire	Personal	account +=	1	mutexP release	

mutexP request




C1	mutovD request	mutexP acquire	Personal account += 1	mutexP release
CT	— mutexP request	•		

mutexP request


C0

mutexP acquire




C1	mutov Proquest	mutexP acquire	Personal account += 1	mutexP release
CT.	— mutexP request	•		

mutexP request




C1	mutov D request	mutexP acquire	Personal account += 1	mutexP release
CT	— mutexP request			

C0



C0



different architectures have different memory barriers

Intel X86 naturally manages caches in order


ARM and PowerPC let cache values flow out-of-order GPUs let caches flow out-of-order

RISC-V has two models: more like x86: easier to program more like ARM: faster and more energy efficient

For mutexes, atomics will naturally handle the memory fences for us!


Atomics

- What do those fences (compiler and memory) give us?
- Atomics were designed so that we can implement things like mutexes!



Atomics

- What do those fences (compiler and memory) give us?
- Atomics were designed so that we can implement things like mutexes!



C1 memory operations have **not** yet been performed and cache is invalidated

Thanks!

- Next time:
 - Work on a simple mutex implementation using atomics
- Work on your homework and use office hours, piazza and tutors
- Do the quiz!