
#### CSE113: Parallel Programming Jan. 18, 2023

• Topics:

- False sharing
- Instruction level parallelism (ILP)
- Loop unrolling



#### Announcements

- Office hours and tutors are available this week
  - Announcements on Canvas and Piazza with zoom links for tutors

- Homework 1 is released
  - You can get started setting up the docker and reviewing Git
  - After today you can do part 1
  - After Friday you can do part 2
  - After Monday you can do part 3

Let us know about any typos in the homework!

#### Announcements

• Sign up for parallel game study if interested

# Previous quiz

The following statement in a language like C or Java would be compiled to how many instructions in low-level code?

z = x + x + x + x;

0	1 respondent	1 %
1	6 respondents	6 %
2	4 respondents	4 %
4	85 respondents	89 <sup>%</sup>

How many levels of caches does a typical x86 system have?

1	1 respondent	1 %
2	5 respondents	5 %
3	80 respondents	83 <sup>%</sup>
4	10 respondents	10 %

Write a few reasons why it may be difficult to reason about program performance when using a high-level language like Python

Using your best guess, how much faster do you think a program written in C/Java is than a program written in Python? Give a few reasons explaining your guess. Feel free to run a simple experiment and see what happens!



• Thanks for all the interesting answers on quizzes!

#### Review


Caches

Assume a[0] is not in the cache




int increment(int \*a) {
 a[0]++;
}

%5 = load i32, i32\* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32\* %4



Assume a[0] is not in the cache



### Cache organization


# Cache organization

**Direct mapped**: every memory location can go exactly one place in the cache.

cache block location = (address/64) % (cache size)

Example: Read address 0x180


#### Cache



#### Memory

value	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
address	0x00	0x40	0x80	0xC0	0x100	0x140	0x180	0x1C0	0x200	0x240	0x280	0x2C0	0x300	0x340	0x380	0x3C0	0x400	0x440

# Cache organization



**N-way Associative**: every memory location can go N places in the cache.

cache block location (address/64) % (cache size / N)

More places to store collisions.



#### example 2-way associative

#### Memory

value	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
address	0x00	0x40	0x80	0xC0	0x100	0x140	0x180	0x1C0	0x200	0x240	0x280	0x2C0	0x300	0x340	0x380	0x3C0	0x400	0x440

### Cache coherence

• Notes from previous lecture

### On to the lecture!

#### Lecture Schedule

- False Sharing
- Instruction Level parallelism
- Loop unrolling

#### Lecture Schedule

- False Sharing
- Instruction Level parallelism
- Loop unrolling

• A function that increments a memory location ITERATION times

```
void repeat_increment(volatile int *a) {
    for (int i = 0; i < ITERATIONS; i++) {
        int tmp = *a;
        tmp +=1;
        *a = tmp;
    }
}</pre>
```

• A function that increments a memory location ITERATION times

guarantees that memory accesses are not optimized!

```
void repeat_increment(volatile int *a) {
   for (int i = 0; i < ITERATIONS; i++) {
      int tmp = *a;
      tmp +=1;
      *a = tmp;
   }
}</pre>
```

- A function that increments a memory location ITERATION times
- Do this for 8 elements:
  - Allocate a contiguous array

- A function that increments a memory location ITERATION times
- Do this for 8 elements:
  - Allocate a contiguous array
- Loop through the 8 elements and increment each one:

```
for (int i = 0; i < NUM_ELEMENTS; i++) {
    repeat_increment(a+i);
}</pre>
```

• We can also do each array element in parallel!


```
for (int i = 0; i < NUM_ELEMENTS; i++) {
    repeat_increment(a+i);
}</pre>
```

```
for (int i = 0; i < NUM_ELEMENTS; i++) {
    thread(repeat_increment, a+i);
}</pre>
```

Don't worry, we will go over C++ thread in more detail on Thursday

• Run example

# What's going on?



when one core modifies a value in the cache line, it invalidates everyone else's cache line.

This is called *False Sharing* 

#### Fix?

Fix?


#### • One way to fix:

- **Padding**: give each element its own cache line:
- Recall cache line is size 16 ints, so we will use 16x more memory

```
int a[NUM_ELEMENTS * 16];
```

```
for (int i = 0; i < NUM_ELEMENTS; i++) {
    thread(repeat_increment, a+(i*16));
}</pre>
```

# What's going on?



With padding, all threads have exclusive access to their lines! No need to trigger invalidations or write-back each operation

# False sharing at Netflix



Netflix Technology Blog Nov 9, 2022 · 10 min read · • Listen

# Seeing through hardware counters: a journey to threefold performance increase

By Vadim Filanovsky and Harshad Sane

https://netflixtechblog.com/seeing-through-hardware-counters-a-journey-to-threefold-performance-increase-2721924a2822

#### Lecture Schedule

- False Sharing
- Instruction Level parallelism
- Loop unrolling

- Parallelism from a single stream of instructions.
  - Output of program must match exactly a sequential execution!
- Widely applicable:
  - most mainstream programming languages are sequential
  - most deployed hardware has components to execute ILP
- Done by a combination of programmer, compiler, and hardware

• What type of instructions can be done in parallel?

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

x = z + w;a = b + c;

Two instructions are independent if the operand registers are disjoint from the result registers

(assume all letter variables are registers)

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

x = z + w;a = b + c;

Two instructions are independent if the operand registers are disjoint from the result registers

(assume all letter variables are registers)

*instructions that are not independent cannot be executed in parallel* 

X	=	Ζ	+	W;
а	=	b	+	<mark>x</mark> ;

#### Instruction-level Parallelism (ILP)

• What type of instructions can be done in parallel?

two instructions can be executed in parallel if they are independent

x = z + w;a = b + c;

Two instructions are independent if the operand registers are disjoint from the result registers


(assume all letter variables are registers)

*instructions that are not independent cannot be executed in parallel* 

 $\frac{\mathbf{x}}{\mathbf{a}} = \mathbf{z} + \mathbf{w};$  $\mathbf{a} = \mathbf{b} + \frac{\mathbf{x}}{\mathbf{x}};$ 

Many times, dependencies can be easily tracked in the compiler:

- Pipeline parallelism
- Abstract mental model:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

instr1; instr2; instr3;



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1 stage 2 stage 3


instr1;

```
instr2;
instr3;
```

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1stage 2stage 3instr2;instr1;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1	stage 2	stage 3
---------	---------	---------

6 cycles for 3 independent instructions

Converges to 1 instruction per cycle

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

instr1; instr2; instr3;

What if the instructions depend on each other?



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

What if the instructions depend on each other?

instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

What if the instructions depend on each other?

instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr1;

What if the instructions depend on each other?

instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr3;


instr2;

What if the instructions depend on each other?

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

What if the instructions depend on each other?

instr3;



instr2;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

stage 1 stage 2 stage 3

instr2;

instr3;

and so on...

What if the instructions depend on each other?

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

What if the instructions depend on each other?


9 cycles for 3 instructions

converges to 3 cycles per instruction



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline


instr1; instrX0; instrX1; instr2; instrX2; instrX3; instr3;



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

instrX0; instrX1; instr2; instrX2; instrX3; instr3;


If there are non-dependent instructions from other places in the program that we can interleave then we can get back performance!




instr1;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

<pre>instrX1;</pre>
instr2;
<pre>instrX2;</pre>
<mark>instrX3;</mark>
instr3;




- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline



instr2; <mark>instrX2;</mark> <mark>instrX3;</mark> instr3;

- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline

<mark>instrX2;</mark> <mark>instrX3;</mark> instr3;



- Pipeline parallelism
- Abstract mental model for compiler:
  - N-stage pipeline
  - N instructions can be in-flight
  - Dependencies stall pipeline



instrX2;<br/>instrX3;and so on...instrX3;We converge to 1 cycle per instruction<br/>again!


- Executing multiple instructions at once:
- Very Long Instruction Word (VLIW) architecture
  - Multiple instructions are combined into one by the compiler
- Superscalar architecture:
  - Several sequential operations are issued in parallel

- Executing multiple instructions at once:
- Superscalar architecture:
  - Several sequential operations are issued in parallel
  - hardware detects dependencies

issue-width is maximum number of instructions that can be issued in parallel

instr0; instr1; instr2;

- Executing multiple instructions at once:
- Superscalar architecture:
  - Several sequential operations are issued in parallel
  - hardware detects dependencies



issue-width is maximum number of instructions that can be issued in parallel

if instr0 and instr1 are independent, they will be issued in parallel

#### It's even more complicated

- Out-of-order execution delays dependent instructions
  - Reorder buffers (RoB) track dependencies
  - Load-Store Queues (LSQ) hold outstanding memory requests

#### What does this look like in the real world?

- Intel Haswell (2013):
  - Issue width of 4
  - 14-19 stage pipeline
  - OoO execution
- Intel Nehalem (2008)
  - 20-24 stage pipeline
  - Issue width of 2-4
  - OoO execution
- ARM
  - V7 has 3 stage pipeline; Cortex V8 has 13
  - Cortex V8 has issue width of 2
  - OoO execution

• RISC-V

- Ariane and Rocket are In-Order
- 3-6 stage pipelines
- some super scaler implementations (BOOM)

#### What does this mean for us?

- We should have an abstract and parametrized performance model for instruction scheduling (the order of instructions)
- Try not to place dependent instructions in sequence
- Many times the compiler will help us here, but sometimes it cannot!

#### Three techniques to optimize for ILP

- Independent for loops (loop unrolling)
- Reduction for loops (loop unrolling)
- Priority topological ordering

#### What is loop unrolling?

can we unroll this loop?

```
for (int i = 0; < 12; i++) {
    a[i] = b[i] + c[i];
}</pre>
```

• for loops with independent chains of computation

```
for (int i = 0; i < SIZE; i++) {
    SEQ(i);
}</pre>
```

```
where: SEQ(i) = instr1;
instr2;
loops only write to memory
addressed by the loop variable
```

and let instr(N) depends on instr(N-1)

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Saves one addition and one comparison per loop, but doesn't help with ILP

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Let green highlights indicate instructions from iteration i.

Let blue highlights indicate instructions from iteration i + 1.

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i);
    SEQ(i+1);
}</pre>
```

Let SEQ(i,j) be the jth instruction of SEQ(i).

Let each instruction chain have N instructions

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i,2);
    . . .
    SEQ(i,N); // end iteration for i
    SEQ(i+1,1);
    SEQ(i+1,2);
    . . .
    SEQ(i+1, N); // end iteration for i + 1
```

Let SEQ(i,j) be the jth
instruction of SEQ(i).

Let each instruction chain have N instructions

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i+1,1);
    SEQ(i,2);
    The seq(i+1,2);
    ...
    SEQ(i,N);
    SEQ(i+1, N);
}</pre>
```

They can be interleaved

• Simple loop unrolling:

```
for (int i = 0; i < SIZE; i+=2) {
    SEQ(i,1);
    SEQ(i+1,1);
    SEQ(i,2);
    Th
    SEQ(i+1,2);
    ...
    SEQ(i,N);
    SEQ(i+1, N);
}</pre>
```

They can be interleaved

two instructions can be pipelined, or executed on a superscalar processor

#### Using Loop Unrolling to Exploit ILP

- This is what you are doing in part 1 of homework 1
- You are playing the role of a compiler unrolling loops
- Your "compiler" is written in Python. You print out C++ code
- You the code is parameterized by dependency chain and by unroll factor

### Thank you!

- Remember to do the quiz today!
- Get started on homework
  - Setting up docker
  - part 1
- We will discuss ILP for reduction loops (part 2) and C++ parallelism (part 3) in the next two lectures

#### Extra slides

#### How about a more complicated program?

Quadratic formula


$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$


Now we build a "data dependency graph" (DDG)

```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```


```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```





```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```




```
r0 = neg(b);
r1 = b * b;
r2 = 4 * a;
r3 = r2 * c;
r4 = r1 - r3;
r5 = sqrt(r4);
r6 = r0 - r5;
r7 = 2 * a;
r8 = r6 / r7;
x = r8;
```










First, consider optimizing for superscalar


r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7;x = r8;



Label nodes with the maximum distance to a source

0


r0 = neg(b);r1 = b \* b; r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; x = r8;



Label nodes with the maximum distance to a source

0

Break ties in topological order using this number




r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; x = r8;

Label nodes with the maximum distance to a source

0


Break ties in topological order using this number



r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a; r8 = r6 / r7;= r8;Х

r0 = neg(b);r1 = b \* b; r2 = 4 \* a;r7 = 2 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r8 = r6 / r7; x = r8;


superscalar should move independent instructions as high as possible. What about pipelining?



r0 = neg(b);r1 = b \* b;r2 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; = r8;X

superscalar should move intendent instructions as high as possible. What about pipelining?


3



r0 = neg(b);= b \* b;r1 = 4 \* a;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; = r8;X

superscalar should move intendent instructions as high as possible. What about pipelining?


3



4 \* a; = neg(b); r0 r1 = b \* b;r3 = r2 \* c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; = r8;X

superscalar should move intendent instructions as high as possible. What about pipelining?


3



r2 = 4 \* a;r0 = neg(b);= b \* b; = r2 \* c; r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; = r8;X

Ties are broken with the node that has the least parents


3



r2 = 4 \* a;r1 = b \* b;r3 = r2 \* c;r0 = neq(b);r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 \* a;r8 = r6 / r7; = r8;X

Ties are broken with the node that has the least parents

3




final

r2 = 4 \* a;r1 = b \* b;r3 = r2 \* c;r4 = r1 - r3;r0 = neg(b);r5 = sqrt(r4);r7 = 2 \* a; r6 = r0 - r5;r8 = r6 / r7; x = r8;

Ties are broken with the node that has the least parents

3



#### In practice

- A compiler will optimize for your architecture using a performance model
- Some approaches use a resource model that explicitly encode the issue-width and pipeline

#### Use-case

- Loop unrolling
- Reduction loops (we will do on Wednesday)