# CSE113: Parallel Programming

March 11, 2022

#### • Topics:

- Conclude GPU Programming
- Homework 5 WebGPU
- Conclude class

Instruction Buffer								
Warp Scheduler								
Dispatch Unit			Dispatch Unit					
Register File (16,384 x 32-bit)								
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			
Core	Core	Core	Core	LD/ST	SFU			

#### Announcements

- HW 5 is out
  - Hopefully you have started!
  - Due the day before the final
  - LATE HW 5 WILL NOT BE ACCEPTED
    - This is not my policy, this is the university policy!
  - I will hold office hours Tuesday from 3 5 PM.
  - TAs and Tutors will NOT have office hours
- HW 3 grades are released
  - Let us know ASAP if there are issues
- We are grading HW 4 right now

#### Announcements

- Final is on March 17
  - I will release it by 8 AM, and you will have until midnight to turn it in
  - If you want to allocate time for it, our official final time is 4 PM to 7 PM
  - Same rules at the midterm:
    - Do not discuss with class mates
    - Do not google specific answers or ask questions on forums
    - You can use your notes, the slides, and the internet to google for general concepts.
  - worth 30% of your grade.
  - Late final will not be accepted
    - This is university policy, not mine

#### Announcements

- SETs are out!
  - Please fill them out; I know they are a pain and we're all busy
  - But it has an outsized effect on classes like this one
    - New class
    - New content
    - New professor
  - I would love to teach this in the future, SET feedback will help me do that

#### Quizzes

• No more quizzes!

#### Review

## Optimizing GPU code

#### Parallelism

Called a streaming multiprocessor

woah, 32 cores!

We should parallelize our application!

	Instruction Buffer								
	Warp Scheduler								
Dispatch Unit			Dispatch Unit						
Register File (16,384 x 32-bit)									
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				

https://www.techpowerup.com/gpu-specs/docs/nvidia-gtx-980.pdf

#### First parallelization attempt

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```


calling the function

vector\_add<<<1,32>>>(d\_a, d\_b, d\_c, size);

number of threads thread id

#### Concurrency

## GPU Memory




## GPU Memory

**CPU Memory:** 

Fast: Low Latency Easily saturated: Low Bandwidth Scales well: up to 1 TB DDR

2-lane straight highway driven on by sports cars



Different technologies


16-lane highway on a windy road driven by semi trucks

#### GPU Memory

bandwidth: ~**700 GB/s** for GPU ~**50 GB/s** for CPUs

memory Latency:~600 cycles for GPU memory~200 cycles for CPU memory


Cache Latency: ~**28** cycles for L1 hit for GPU ~**4** cycles for L1 hit on CPUs





## Warps


A warp is a group of 32 threads that execute in parallel on a streaming multiprocessor


	Instruction Buffer								
	Warp Scheduler								
Dispatch Unit			Dispatch Unit						
	Register File (16,384 x 32-bit)								
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				
Core	Core	Core	Core	LD/ST	SFU				





















Hey, my memory has arrived!





But wait, I thought preemption was expensive?

bound on number of warps: 32

Lots of specialized HW to help out (register files, scheduler, instruction buffer)

#### Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int chunk_size = size/blockDim.x;
    int start = chunk_size * threadIdx.x;
    int end = start + end;
    for (int i = start; i < end; i++) {
        d_a[i] = d_b[i] + d_c[i];
    }
}</pre>
```


calling the function

Lets launch with 32 warps

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```

#### Memory accesses

#### Optimizing memory accesses




this is the load/store unit. The hardware component responsible for issuing loads and stores.

Why doesn't every core have one?

All read the same value


**GPU Memory** 

#### Load Store Unit



#### All read the same value

This is efficient: the load store unit can ask for the value and then broadcast it to all cores.




#### All read the same value

This is efficient: the load store unit can ask for the value and then broadcast it to all cores.

1 request to GPU memory


Efficient, but probably not too common.



Read contiguous values


GPU Memory

#### Load Store Unit





**Read contiguous values** Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes **GPU Memory** 

#### Load Store Unit




**Read contiguous values** Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes






**Read contiguous values** Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes

Can easily distribute the values to the threads






**Read contiguous values** Like the CPU cache, the Load/Store Unit reads in memory in chunks. 16 bytes


Can easily distribute the values to the threads

1 request to GPU memory



### Chunked Pattern


the first element accessed by the 4 threads sharing a load store unit. What sort of access is this?



array a

How can we fix this

### Stride Pattern



array a

#### Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
   for (int i = threadIdx.x; i < size; i+=blockDim.x) {
      d_a[i] = d_b[i] + d_c[i];
   }
}</pre>
```

calling the function

```
vector_add<<<1,1024>>>(d_a, d_b, d_c, size);
```


### How far did that get us?

## Programming a GPU

The GPU in my PhD laptop



Nvidia 940m 1.8 Billion transistors 33 TDP Est. \$130



The CPU in my professor workstation



Intel i7-9700K 2.16 Billion transistors 95 TDP Est. \$316

https://www.techpowerup.com/gpu-specs/geforce-940m.c2648 https://www.alibaba.com/product-detail/Intel-Core-i7-9700K-8-Cores\_62512430487.html https://www.prolast.com/prolast-elevated-boxing-rings-22-x-22/

## Multiple streaming multiprocessors

*We've been talking only about 1 streaming multiprocessor, most GPUs have multiple SMs big ML GPUs have 32. My GPU has 4* 

	h	nstructi	on Buffe	er	
		Warp So	cheduler		
Di	spatch Uni	it	C	)ispatch Ur	it
	Regist	er File ('	16,384 x	32-bit)	
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU

## Multiple streaming multiprocessors

We've been talking only about 1 streaming multiprocessor, most GPUs have multiple SMs big ML GPUs have 32. My little GPU has 4

	1	nstructi	on Buffe	ər			lr	nstructi	on Buffe	er			1	nstructi	on Buffe	)r			1	nstructi	on Buffe	er	
		Warp S	cheduler					Warp So	cheduler					Warp So	cheduler					Warp So	cheduler		
D	ispatch Un	it	l.	Dispatch U	nit	Di	spatch Uni	t	Į.	Dispatch U	nit	D	spatch Un	it	[	)ispatch U	nit	Di	spatch Un	it		Dispatch Un	nit
		er File (	16,384 x				Registe	er File ('	16,384 x	32-bit)				er File ('	16,384 x					er File (	16,384 x		
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU	Core	Core	Core	Core	LD/ST	SFU

## Multiple streaming multiprocessors

CUDA provides virtual streaming multiprocessors called **blocks** 

Very efficient at launching and joining blocks.

No limit on blocks: launch as many as you need to map 1 thread to 1 data element

	1	nstructi	on Buffe	ər				1	nstructi	on Buffe	r	
		Warp S	cheduler						Warp S	cheduler		
C	Sispatch Un	iit		Dispatch U	sit			Dispatch Un	it		Dispatch U	nit
		er File (	16,384 x						er File (	16,384 x		
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU
ore	Core	Core	Core		SFU		Core	Core	Core	Core		SFU
ore	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU
ore	Core	Core	Core	LD/ST	SFU	-	Core	Core	Core	Core	LD/ST	SFU
ore	Core	Core	Core	LD/ST	SFU	-	Core	Core	Core	Core	LD/ST	SFU
Core	Core	Core Core	Core Core	LD/ST	SFU SFU	-	Core	Core	Core Core	Core Core	LD/ST	SFU
Core	Core	Core					Core		Core	Core	LD/ST	SFU
Core	Core	Core	Core	LD/ST	SFU	J	Core	Core	Core	Core	LD/ST	SFU
Core		nstructi	I on Buffe		SFU		Core		nstructi	on Buffe		SFU
	<b>ال</b>	nstructi Warp S	on Buffe	Pr				1	nstructi Warp Se	on Buffe	٥r	
		nstructi Warp S	on Buffe						nstructi Warp Se	on Buffe		
	lispatch Un	nstructi Warp S-	on Buffe	er Dispatch Ur				) Dispatch Un	nstructi Warp Se	on Buffe	or Dispatch Un	
C	lispatch Un	nstructi Warp S-	on Buffe	er Dispatch Ur				) Dispatch Un	nstructi Warp Se	on Buffe	or Dispatch Un	
C	ispatch Un ≹ Regist	nstructi Warp S it er File (	on Buffe cheduler 16,384 x	9r Dispatch Ur T 32-bit)	nit			lispatch Un ▼ Regist	nstructi Warp Sr nit ter File (	on Buffe cheduler 16,384 x	or Dispatch Ur 32-bit)	nit
ore ore	Nispatch Um Regist Core Core	nstructi Warp S iit Core Core Core	on Buffe cheduler 16,384 x Core Core	Dispatch Uf 32-bit) LD/ST LD/ST LD/ST	SFU SFU SFU		Core	lispatch Un Regist Core Core	nstructi Warp Si iit Core Core Core	on Buffe cheduler 16,384 x Core Core Core	Dispatch U 32-bit) LD/ST LD/ST LD/ST	nit SFU SFU SFU
ore ore	Regist Core Core Core Core	nstructi Warp S iit Core Core Core Core	on Buffa cheduler 16,384 x Core Core Core Core	Dispatch Ur 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU		Core Core Core	Regist Core Core Core Core	nstructi Warp Si iit Core Core Core Core	on Buffa cheduler 16,384 x Core Core Core	or 32-bit) LDIST LDIST LDIST LDIST	nit SFU SFU SFU SFU
re re re	Nispatch Uni Regist Core Core Core Core	nstructi Warp S it Core Core Core Core Core	on Buffe cheduler t 16,384 x Core Core Core Core Core	Bispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU		Core Core Core Core	Regist Core Core Core Core Core Core	nstructi Warp S it Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core	ar Jispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU
re re re re	Regist Core Core Core Core Core Core	Instruction Warp S Inter File ( Core Core Core Core Core	on Bufff cheduler t6,384 x Core Core Core Core Core	ISPATCH UI S2-bit) LDIST LDIST LDIST LDIST LDIST	SFU SFU SFU SFU SFU SFU		Core Core Core Core Core	Regist Core Core Core Core Core Core	Instruction Warp Site Inter File ( Core Core Core Core Core	on Buffi the duler to the duler	r 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU SFU
	Nispatch Uni Regist Core Core Core Core	nstructi Warp S it Core Core Core Core Core	on Buffe cheduler t 16,384 x Core Core Core Core Core	Bispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU		Core Core Core Core	Regist Core Core Core Core Core Core	nstructi Warp S it Core Core Core Core Core	on Buffe cheduler 16,384 x Core Core Core Core Core	ar Jispatch U 32-bit) LD/ST LD/ST LD/ST LD/ST	SFU SFU SFU SFU SFU

#### Go back to our program

```
__global___ void vector_add(int * d_a, int * d_b, int * d_c, int size) {
   for (int i = threadIdx.x; i < size; i+=blockDim.x) {
      d_a[i] = d_b[i] + d_c[i];
   }
}</pre>
```

calling the function

Launch with many thread blocks

vector\_add<<<1,1024>>>(d\_a, d\_b, d\_c, size);

#### Go back to our program

```
__global___void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    d_a[i] = d_b[i] + d_c[i];
}
```

calling the function

Need to recalculate some thread ids.


Launch with many thread blocks

vector\_add<<<1024,1024>>>(d\_a, d\_b, d\_c, size);


Now we have 1 thread for each element

#define SIZE (1024\*1024)

#### How does this work




Consider thread ids as a flattened array (which is often how they are used to index memory)



Consider thread ids as a flattened array (which is often how they are used to index memory)

Say we specify 8 threads per block (this can be up to 1024)



```
local thread ids
```

- Consider thread ids as a flattened array (which is often how they are used to index memory)
- Say we specify 8 threads per block (this can be up to 1024)
- Thread ids are local to a block

```
Compute global id? blockIdx.x * blockDim.x + threadIdx.x
```

#### Go back to our program

```
__global___void vector_add(int * d_a, int * d_b, int * d_c, int size) {
    int i = blockIdx.x * blockDim.x + threadIdx.x;
    d_a[i] = d_b[i] + d_c[i];
}
```

calling the function

Need to recalculate some thread ids.

Launch with many thread blocks


vector\_add<<<1024,1024>>>(d\_a, d\_b, d\_c, size);

Now we have 1 thread for each element


#define SIZE (1024\*1024)

## Final Round

The GPU in my PhD laptop



Nvidia 940m 1.8 Billion transistors 33 TDP Est. \$130



The CPU in my professor workstation



Intel i7-9700K 2.16 Billion transistors 95 TDP Est. \$316

https://www.techpowerup.com/gpu-specs/geforce-940m.c2648 https://www.alibaba.com/product-detail/Intel-Core-i7-9700K-8-Cores\_62512430487.html https://www.prolast.com/prolast-elevated-boxing-rings-22-x-22/

- The language is wgsl
  - It is new, there are not many examples (and the specification change!)
  - Official specification is here: https://www.w3.org/TR/WGSL/
- Due to canvas scaling: you will need to scale distance values by 1000
  - Step size should be .001
  - cluster distance should be .003

- wgsl is NOT javascript
- Javascript is interpreted: not possible on GPUs
- wgsl is compiled
  - into Vulkan on Linux
  - into Metal on Apple
  - into HLSL on Windows
- No printing (can be difficult to debug)

• variables (optional types):

```
var <name> = <value>;
```

```
var cluster_dist = 0.003;
```

```
var <name> : <type> = <value>;
var cluster dist : f32 = 0.003;
```

```
struct Particle {
    pos : vec2<f32>;
};
```

- types:
  - i32
  - u32
  - f32
  - vec2<f32>
  - array<type>

struct Particles {
 particles : array<Particle>;
};

var index\_pos : vec2<f32> = particlesA.particles[index].pos;

• structures var index :

var index : u32 = GlobalInvocationID.x;

• Built-ins (global id) you have one thread for each particle!

- Built in functions:
  - arrayLength
  - sqrt
  - pow
  - distance

For loops:

for (var i : u32 = 0u; i < arrayLength(&particlesA.particles); i = i + 1u)</pre>

- Types can be frustrating
- But compiler errors will help you, and you can do casts.

# Wrapping up

# Thank you!

- You are now all now experts on parallel programming!
- You're all going to do great on the final! March 17
  - Available all day
  - Our scheduled time is 4 7 PM if you want to schedule time
- Thank you for being such great students during such a hard time. I'm proud of all of you!
- See you around!