CSE113: Parallel Programming May 18, 2021

- **Topic**: Memory Consistency and Barriers
 - Compiling for memory consistency
 - Barrier specification
 - Barrier implementation



Announcements

- Homework is due this Friday (May 21)
 - I will do the second hour of Wednesday's office hour as an open HW question session
 - New packet uploaded! (fixed a bug in the computation in part 2). Please download new packet and specification
 - I will open office hours *around* 2PM on Wednesday (wait for the announcement)
- New HW assigned this Friday by midnight
 - Memory models and Barriers you should have all the info you need for the assignment after this lecture
- Guest lecture on Thursday!
 - Message passing concurrency and GPU compiler testing

Announcements

- Midterm Answer Key
 - Trying to get it out by end of this week
 - I am getting 2nd dose of vaccine after class today; I appreciate your patience!
- Aiming to get HW2 grades out in 1 week

Quiz

Quiz

• Discuss answers

Schedule

- More Memory Model Examples
- Compiling Memory Models
- Barrier Specification
- Barrier Implementation

Schedule

- More Memory Model Examples
- Compiling Memory Models
- Barrier Specification
- Barrier Implementation

int x[1] = {0}; int y[1] = {0};

Thread 0:

S:store(x, 1);
L:%t0 = load(y);

Can t 0 == t 1 == 0?

<u>Thread 1:</u> S:store(y, 1); L:%t0 = load(x);

Review: are these instructions in C++?

int x[1] = {0}; int y[1] = {0};

Thread 0:

S:store(x, 1); L:%t0 = load(y);

S:store(x, 1);

L:%t0 = load(y);

Can t0 == t1 == 0?

<u>Thread 1:</u> S:store(y, 1); L:%t0 = load(x);

S:store(y, 1);

L:%t0 = load(x);

int x[1] = {0}; int y[1] = {0};





int x[1] = {0}; int y[1] = {0};

Cant0 == t1 == 0?





Is this allowed in TSO?

int x[1] = {0}; int y[1] = {0};

Cant0 == t1 == 0?





Is this allowed in TSO?

int x[1] = {0}; int y[1] = {0};

Thread 0:

```
S:store(x, 1);
L:%t0 = load(y);
```

Can t 0 == t 1 == 0?



Is this allowed in TSO?









int x[1] = {0}; int y[1] = {0};

Thread 0:

S:store(x, 1); L:%t0 = load(y);

S:store(x, 1);

L:%t0 = load(y);

How do we disallow the relaxed execution?

Can t 0 == t 1 == 0?

<u>Thread 1:</u>
S:store(y, 1);
L:%t0 = load(x);

S:store(y, 1);

L:t = load(x);

int x[1] = {0}; int y[1] = {0};

Can t0 == t1 == 0?

Thread 0:

S:store(x, 1);
fence;
L:%t0 = load(y);

S:store(x, 1);

L:%t0 = load(y);

<u>Thread 1:</u> S:store(y, 1); fence; L:%t0 = load(x);

S:store(y, 1);

L:%t0 = load(x);

We add fences

int x[1] = {0}; int y[1] = {0};

Thread 0:

S:store(x, 1);
fence;
L:%t0 = load(y);

S:store(x, 1);

fence;

L:%t0 = load(y);

Can t 0 == t 1 == 0?

<u>Thread 1:</u> S:store(y, 1); fence; L:%t0 = load(x);

S:store(y, 1);

fence;

L:%t0 = load(x);

We add fences

int x[1] = {0}; int y[1] = {0};

Can t 0 == t 1 == 0?

<u>Thread 0:</u> S:store(x, 1); fence; L:%t0 = load(y);



We add fences













One more example

int x[1] = {0}; int y[1] = {0};

Thread 0:

S:store(x,1) S:store(y,1)

S:store(x,1)

S:store(y,1)

Question: can t 0 == 1 and t 1 == 0?

<u>Thread 1:</u> L:%t0 = load(y) S:%t1 = load(x)

L:
$$&t0 = load(y)$$

L:t1 = load(x)

int x[1] = {0}; int y[1] = {0};

Thread 0:

S:store(x,1) S:store(y,1) Question: can t 0 == 1 and t 1 == 0?

start off thinking about sequential consistency

Thread 1:	
L:%t0 =	load(y)
S:%t1 =	load(x)

L:
$$t = load(y)$$

L:%t1 = load(x)

S:store(x,1)

S:store(y,1)



int $x[1] = \{0\};$



int $x[1] = \{0\};$

int $y[1] = \{0\};$

Question: can t 0 == 1 and t 1 == 0?



What about TSO? NO

int $x[1] = \{0\};$



int $x[1] = \{0\};$



int $x[1] = \{0\};$



int $x[1] = \{0\};$

int $y[1] = \{0\};$

Question: can t 0 == 1 and t 1 == 0?



Now it is disallowed in PSO

int $x[1] = \{0\};$

int $y[1] = \{0\};$



Question: can t 0 == 1 and t 1 == 0?

int x[1] = {0}; int y[1] = {0};



What about RMO?

Thread 0:

fence

int $x[1] = \{0\};$ int $y[1] = \{0\};$ Question: can t 0 == 1 and t 1 == 0?



What about RMO? The loads can be reordered also!

int $x[1] = \{0\};$

int $y[1] = \{0\};$

Question: can t 0 == 1 and t 1 == 0?



What about RMO? add a fence
Global variable:

Question: can t 0 == 1 and t 1 == 0?

int x[1] = {0}; int y[1] = {0};



Now the relaxed behavior is disallowed

This is a mess!

- Luckily, since 2011 we have C++ memory model:
 - Provides sequential consistency
- How does this work?

Schedule

- More Memory Model Examples
- Compiling Memory Models
- Barrier Specification
- Barrier Implementation

start with both of the grids for the two different memory models

language C++11 (sequential consistency)



target machine







start with both of the grids for the two different memory models

language C++11 (sequential consistency)



find mismatch





start with both of the grids for the two different memory models



find mismatch

Two options:

make sure stores are not reordered with later loads

make sure loads are not reordered with earlier stores









start with both of the grids for the two different memory models



want to reduce the number of atomic load/stores in your program









Memory orders

- Atomic operations take an additional "memory order" argument
 - memory_order_seq_cst default
 - memory_order_relaxed weakest

Where have we seen memory_order_relaxed?

Optimizations: relaxed peeking

- What about the load in the loop? Remember the memory fence? Do we need to flush our caches every time we peek?
- We only need to flush when we actually acquire the mutex

```
void lock(int thread_id) {
   bool e = false;
   bool acquired = false;
   while (!acquired) {
     while (flag.load(memory_order_relaxed) == true);
     e = false;
     acquired = atomic_compare_exchange_strong(&flag, &e, true);
   }
}
```

Relaxed memory order



L S L NO NO S NO NO language C++11 (memory_order_relaxed)



basically no orderings except for accesses to the same address

language C++11 (memory_order_relaxed)

	L	S	
L	different address	different address	
S	different address	different address	



L

S

language C++11 (memory_order_relaxed)

	L	S	
L	different address	different address	
S	different address	different address	

lots of mismatches!

target machine TSO (x86)



L

S

language C++11 (memory_order_relaxed)

	L	S	
L	different address	different address	
S	different address	different address	

lots of mismatches!

But language is more relaxed than machine

so no fences are needed

target machine TSO (x86)



L

S

Do any of the ISA memory models need any fences for relaxed memory order?

language C++11 (memory_order_relaxed)



Memory order relaxed

- Very few use-cases! Be very careful when using it
 - Peeking at values (later accessed using a heavier memory order)
 - Counting (e.g. number of finished threads in work stealing)
 - DO NOT USE FOR QUEUE INDEXES

More memory orders: we will not discuss in class

- Atomic operations take an additional "memory order" argument
 - memory_order_seq_cst default
 - memory_order_relaxed weakest
- More memory orders (useful for mutex implementations):
 - memory_order_acquire
 - memory_order_release
- EVEN MORE memory orders (complicated: in most research it is ommitted)
 - memory_order_consume

A cautionary tale

Thread 0:

m.lock(); display.enq(triangle0); m.unlock(); Thread 1:

m.lock(); display.enq(triangle1); m.unlock();

Thread 0:

m.lock(); display.enq(triangle0); m.unlock(); Thread 1:

m.lock(); display.enq(triangle1); m.unlock();

We know how lock and unlock are implemented

Thread 0:

SPIN:CAS(mutex,0,1); display.enq(triangle0); store(mutex,0); Thread 1:

```
SPIN:CAS(mutex,0,1);
display.enq(triangle1);
store(mutex,0);
```

We know how lock and unlock are implemented We also know how a queue is implemented

```
Thread 0:
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

```
Thread 1:
```

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

We know how lock and unlock are implemented We also know how a queue is implemented

What is an execution?

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

CAS(mutex,0,1);

if blue goes first it gets to complete its critical section while thread 1 is spinning

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```



```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```



now yellow gets a change to go

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```



now yellow gets a change to go

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```

what can happen in a PSO *memory model?* S Different NO address NO Different S address



```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```





```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```



Nvidia in 2015

- Nvidia architects implemented a weak memory model
- Nvidia programmers expected a strong memory model
- Mutexes implemented without fences!

Nvidia in 2015







bug found in two Nvidia textbooks

We implemented a side-channel attack that made the bugs appear more frequently

These days Nvidia has a very well-specified memory model!






Thread 0:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle0);
store(head, %i+1);
store(mutex,0);
```

Thread 1:

```
SPIN:CAS(mutex,0,1);
%i = load(head);
store(buffer+i, triangle1);
store(head, %i+1);
store(mutex,0);
```









Memory Model Strength

- If one memory model M0 allows more relaxed behaviors than another memory model M1, then M0 is more *relaxed* (or *weaker*) than M1.
- It is safe to run a program written for M0 on M1. But not vice versa



TSO

RMO

Memory Model Strength

- Many times specifications are weaker than implementations:
 - A chip might document PSO, but implement TSO:

• Why?



Memory consistency in the real world

- Historic Chips:
 - X86: TSO
 - Surprising robost
 - mutexes and concurrent data structures generally seem to work
 - watch out for store buffering
 - IBM Power and ARM
 - Very relaxed. Similar to RMO with even more rules
 - Mutexes and data structures must be written with care
 - ARM recently strengthened theirs
 - Very difficult to write correct code under! PPoPP example

Memory consistency in the real world

- PSO and RMO were never implemented widely
 - I have not met anyone who knows of any RMO taped out chip
 - They are part of SPARC ISAs (i.e. RISC-V before it was cool)
 - These memory models might have been part of specialized chips
- Interestingly:
 - Early Nvidia GPUs appeared to informally implement RMO
- Other chips have very strange memory models:
 - Alpha DEC basically no rules

Memory consistency in the real world

- Modern CPUs:
 - RISC-V : two specs: one similar to TSO, one similar to RMO
 - Apple M1: toggles between TSO and weaker
- GPUs?
 - Metal only provides relaxed atomics
 - Vulkan does not provide any fences that provide S L ordering
 - We recently showed that Intel/AMD/Nvidia GPUs exhibit RMO behaviors
 - Does not appear frequently in normal testing, but susceptible to side-channel attacks

Finished memory models

- Really interesting area!
 - lots of complicated behaviors
 - new chips/languages are exploring new models
 - constant navigation between flexible hardware and programmability

Schedule

- More Memory Model Examples
- Compiling Memory Models
- Barrier Specification
- Barrier Implementation

- Why do barriers fit into this module: "Reasoning About Parallel Computing"?
 - Relaxed Memory Models make reasoning about parallel computing HARD
 - Barriers make it EASIER (at the cost of performance potentially)
- A barrier is a concurrent object (like a mutex):
 - Only one method: barrier (called await in the book)
- Separates computational phases

My current favorite: particle simulation



by Yanwen Xu

My current favorite: particle simulation







time = 0

time = 1

time = 2

My current favorite: particle simulation







time = 0

time = 1

time = 2

at each time, compute new positions for each particle (in parallel)

My current favorite: particle simulation



time = 0

time = 1

time = 2

at each time, compute new positions for each particle (in parallel)

But you need to wait for all particles to be computed before starting the next time step

• Deep neural networks



from http://cs231n.stanford.edu/

• Deep neural networks



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived

- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived

Example: say there are 4 threads:



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived



- Intuition: threads stop and wait for each other:
 - Threads *arrive* at the barrier
 - Threads *wait* at the barrier
 - Threads *leave* the barrier once all other threads have arrived



A more formal specification

Given a global barrier B and a global memory location x where initially *x = 0;

First, what would we expect var to be after this program?

<u>Thread 1:</u>
B.barrier();
var = *x;

thread 0

thread 1

A more formal specification

Given a global barrier B and a global memory location x where initially *x = 0;

Thread 1:
B.barrier();
var = *x;

gives an event: barrier arrive

thread 0

Thread 0:

*x = 1;

B.barrier();

thread 1 - barrier arrive

<u>Thread O:</u> *x = 1; B.barrier(); A more formal specification

Given a global barrier B and a global memory location x where initially x = 0;

Thread 1: B.barrier var = *X;

gives an event: barrier arrive

barrier arrive needs to wait for all threads to arrive (similar to how a mutex request must wait for another to release)

thread 0

thread 1 — barrier arrive

<u>Thread O:</u>
*x = 1;
B.barrier();

A more formal specification

Given a global barrier B and a global memory location x where initially *x = 0;

Thread 1:	
B.barrier();	
var = *x;	



A more formal specification

Given a global barrier B and a global memory location x where initially *x = 0;

Thread 1:	
B.barrier();	
var = *x;	





<u>Thread O:</u> *x = 1; B.barrier(); A more formal specification

Given a global barrier B and a global memory location x where initially x = 0;

Thread 1:
B.barrier();
<pre>var = *x;</pre>

now that all threads have arrived: They can leave (1 event at the same time)



Thread 0: *x = 1; B.barrier(); A more formal specification

Given a global barrier B and a global memory location x where initially x = 0;

Thread 1:
B.barrier();
var = *x;

This finishes the barrier execution



<u>Thread O:</u> *x = 1; B.barrier(); A more formal specification

Given a global barrier B and a global memory location x where initially *x = 0;

Thread 1:
B.barrier();
var = *x;



One more example, assume initially x = y = 0

thread 0

thread 1

thread 2

One more example, assume initially x = y = 0

thread 0

thread 1

thread 2 – barrier arrive

One more example, assume initially x = y = 0






















They've all arrived



They've all arrived





sometimes called a phase

extending to the next *barrier leave*



Barriers

- Barrier Property:
 - If the only concurrent object you use in your program is a barrier (no mutexes, concurrent data-structures, atomic accesses)
 - If every barrier interval contains no data conflicts, then

your program will be deterministic (only 1 outcome allowed)

- much easier to reason about $\textcircled{\odot}$

Assume we are reading from x

We are only allowed to return one possible value



no data conflicts means that x is written to at most once per barrier interval

Assume we are reading from x

We are only allowed to return one possible value



Assume we are reading no data conflicts means that x is written to at most once from x per barrier interval We are only allowed to return one possible not allowed value Barrier Interval N - 2 Barrier Interval N - 1 Barrier Interval N - 3 **Barrier Interval N** thread 0 barrier leave barrier leave var = *x *x = 2 barrier leave barrier leave thread 1 barrier leave barrier leave *x = 1 barrier leave barrier leave barrier leave thread 2

no data conflicts means that x is written to at most once per barrier interval

we will read from the write from the most recent barrier interval Assume we are reading from x

We are only allowed to return one possible value



Schedule

- More Memory Model Examples
- Compiling Memory Models
- Barrier Specification
- Barrier Implementation

Barrier Implementation

• First attempt at implementation

```
class Barrier {
 private:
    atomic int counter;
    int num threads;
 public:
    Barrier(int num threads) {
      counter = 0;
      this->num_threads = num_threads;
     void barrier() {
        // ??
```

Barrier Implementation

```
class Barrier {
 private:
    atomic int counter;
    int num threads;
 public:
    Barrier(int num_threads) {
      counter = 0;
      this->num threads = num threads;
     void barrier() {
        int arrival_num = atomic_fetch_add(&counter, 1);
        // What next?
```

Barrier Implementation

First handle the case where the thread is the last thread to arrive

```
class Barrier {
  private:
    atomic int counter;
    int num threads;
  public:
    Barrier(int num threads) {
      counter = 0;
      this->num threads = num threads;
     void barrier() {
        int arrival num = atomic fetch add(&counter, 1);
        if (arrival_num == num_threads) {
           counter.store(0);
        // What next?
```

Spin while there is a thread waiting at the barrier

Barrier Implementation

```
class Barrier {
  private:
    atomic int counter;
    int num threads;
  public:
    Barrier(int num threads) {
      counter = 0;
      this->num threads = num threads;
     void barrier() {
        int arrival num = atomic fetch add(&counter, 1);
        if (arrival_num == num_threads) {
           counter.store(0);
        else {
          while (counter.load() != 0);
```

Spin while there is a thread waiting at the barrier

Barrier Implementation

Does this work?

```
class Barrier {
  private:
    atomic int counter;
    int num threads;
  public:
    Barrier(int num threads) {
      counter = 0;
      this->num threads = num threads;
     void barrier() {
        int arrival num = atomic fetch add(&counter, 1);
        if (arrival_num == num_threads) {
           counter.store(0);
        else {
          while (counter.load() != 0);
```

```
<u>Thread 0:</u>
B.barrier();
B.barrier();
```

```
void barrier() {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads) {
        counter.store(0);
    }
    else {
        while (counter.load() != 0);
    }
```

```
<u>Thread 1:</u>
B.barrier();
B.barrier();
```

thread 0

thread 1







arrival_num = 2

arrival_num = 1

thread 0

thread 1

```
num_threads == 2
counter == 2
```



```
num_threads == 2
counter == 0
```



thread 1

```
num_threads == 2
counter == 0
```



oid barrier() {	
<pre>int arrival_num = atomic_fetch_add(&counter, 1);</pre>	
<pre>if (arrival_num == num_threads) {</pre>	
counter.store(0);	
}	
else {	
while (counter.load() != 0); /	
}	

Thread 1: B.barrier(); B.barrier();

Leaves barrier

arrival_num = 1

in a perfect world, thread 1 executes now and leaves the barrier

but what if the OS preempted thread 1? Or it was asleep?

```
num_threads == 2
counter == 0
```



<pre>void barrier() {</pre>
<pre>int arrival_num = atomic_fetch_add(&counter, 1);</pre>
<pre>if (arrival_num == num_threads) {</pre>
counter.store(0);
}
else {
while (counter.load() != 0);
}
}

Thread 1: B.barrier(); B.barrier();

enters next barrier

arrival_num = 1

in a perfect world, thread 1 executes now and leaves the barrier

but what if the OS preempted thread 1? Or it was asleep?

num_threads == 2
counter == 1





Thread 1:
<pre>B.barrier();</pre>
B.barrier();

arrival_num == 1

arrival_num = 1

in a perfect world, thread 1 executes now and leaves the barrier

but what if the OS preempted thread 1? Or it was asleep?

```
num_threads == 2
counter == 1
```





Thread 1 wakes up! Doesn't think its missed anything

arrival_num == 1

arrival_num = 1

in a perfect world, thread 1 executes now and leaves the barrier

```
num_threads == 2
counter == 1
```







Thread 1 wakes up! Doesn't think its missed anything

arrival_num == 1

arrival_num = 1

in a perfect world, thread 1 executes now and leaves the barrier

Both threads get stuck here!

```
<u>Thread 0:</u>
B.barrier();
B.barrier();
```

```
void barrier() {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads) {
        counter.store(0);
    }
    else {
        while (counter.load() != 0);
    }
}
```

```
<u>Thread 1:</u>
B.barrier();
B.barrier();
```

Ideas for fixing?

Two different barriers that alternate?

```
<u>Thread 0:</u>
B0.barrier();
B1.barrier();
```

```
void barrier() {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads) {
        counter.store(0);
    }
    else {
        while (counter.load() != 0);
    }
}
```

```
<u>Thread 1:</u>
B0.barrier();
B1.barrier();
```

Ideas for fixing?

Two different barriers that alternate?

Pros: simple to implement

Cons: user has to alternate barriers

```
<u>Thread 0:</u>
B0.barrier();
B1.barrier();
```

```
void barrier() {
    int arrival_num = atomic_fetch_add(&counter, 1);
    if (arrival_num == num_threads) {
        counter.store(0);
    }
    else {
        while (counter.load() != 0);
    }
}
```

```
<u>Thread 1:</u>
B0.barrier();
B1.barrier();
```

Ideas for fixing?

Two different barriers that alternate?

Pros: simple to implement

Cons: user has to alternate barriers

```
B.barrier();
if (...) {
   B.barrier();
}
B.barrier();
```

How to alternate these calls?

Sense Reversing Barrier

• Book Chapter 17

Next week

- Guest lecture; don't miss it!
- Office hours:
 - First hour will be by sign-up sheet
 - Second hour will be open to discuss homework
- HW3 is due on Friday