CSE113: Parallel Programming April 1, 2021

- **Topic**: Architecture and Compiler Overview
 - Programming Language to ISA compilation
 - 3-address code
 - multiprocessors
 - memory hierarchy



Lecture Schedule

- Overview why do we need a lecture on compilation and architecture?
- Compilation How do we translate a program from a humanaccessible language to a language that the processor understands
- Architecture How do processors execute programs?
- Example

Lecture Schedule

- **Overview** why do we need a lecture on compilation and architecture?
- Compilation How do we translate a program from a humanaccessible language to a language that the processor understands
- Architecture How do processors execute programs?
- Example

• Programming languages provide an abstraction

Programmer: Writes Code



Hardware Designer: Makes Chips



• Programming languages provide an abstraction

Separation of concerns allows incredible progress

Programmer: Writes Code



modern compiler: ~15 million lines of code (gcc)

Hardware Designer: Makes Chips



modern chip: ~16 billion transistors (Apple M1)

• Programming languages provide an abstraction

Programmer: Writes Code

Hardware Designer: Makes Chips



Programming

2

• Historically this worked well



• Historically this worked well



The negotiators: Specifications Compiles Runtimes Interpreters

2003

700 MHz



• Historically this worked well



The negotiators: Specifications Compiles Runtimes Interpreters

- Dennard's scaling:
 - Computer speed doubles every 1.5 years.

2003

700 MHz



• Historically this worked well



• Computer speed doubles every 1.5 years.

Java Programming

The negotiators: Specifications Compiles Runtimes Interpreters

700 MHz

2003



2007 2.1 GHz



• Historically this worked well

- Dennard's scaling:
 - Computer speed doubles every 1.5 years.













• Historically this worked well



- Programming languages also evolved:
 - Garbage Collection
 - Memory Safety
 - Runtimes

These trends slowed down in ~2007



These trends slowed down in ~2007



The negotiators: Specifications Compiles Runtimes Interpreters

2007 2.1 GHz



These trends slowed down in ~2007



The negotiators: Specifications Compiles Runtimes Interpreters

2007 2.1 GHz



2017 2.5 GHz



These trends slowed down in ~2007



The negotiators: Specifications Compiles Runtimes Interpreters

2007 2.1 GHz

1.2x increase over 10 years

2017 2.5 GHz





These trends slowed down in ~2007



The negotiators: Specifications Compiles Runtimes Interpreters 2007 2.1 GHz

1.2x increase over 10 years

2017 2.5 GHz







Performance - memory contention *Safety* - how to reason about shared data

Optimized and designed over decades for single core.

Parallel programming breaks down these abstractions

Nowadays







To efficiently program parallel architectures, developers looking past the negotiators and more directly at hardware

Nowadays

Pick a language that allows you to reason about how your language is executed on the hardware







• Nowadays



Heavy runtime, JIT





Nowadays









Modern trends

Mar 2021	Mar 2020	Change	Programming Language	Ratings	Change
1	2	^	С	15.33%	-1.00%
2	1	~	Java	10.45%	-7.33%
3	3		Python	10.31%	+0.20%
4	4		C++	6.52%	-0.27%
5	5		C#	4.97%	-0.35%
6	6		Visual Basic	4.85%	-0.40%
7	7		JavaScript	2.11%	+0.06%
8	8		PHP	2.07%	+0.05%
9	12	^	Assembly language	1.97%	+0.72%

TIOBE Index for Java

Source: www.tiobe.com







Not bad for a language that came out in 1978!

Reasons for C's popularity

- There have always been reasons to program close to the hardware
 - Embedded systems
 - parallelism
 - diversity of architecture (especially recently)
- C/++ has a massive ecosystem, large and active community. It can keep up with hardware trends and allows extremely efficient code to be written while keeping a manageable level of abstraction

C/++ is not perfect

- **Downsides**: Security issues, bugs, pointers, complicated specification
- designing a fast, and safe programming language is *difficult*. Very much an open problem. Many of you may be working on it in your career.
- Rust seems like an interesting development. Not yet to the place where I see it being viable to teach.
 - currently ranked 27
 - Overhead of learning a new language and parallelism...

Python?

- Great language for scripting
 - We will use it to automate experiments in this class
- The GIL (global interpreter lock) restricts parallelism significantly.
 - makes the language safe
- TensorFlow and Pytorch?
 - wrappers around low-level kernels that execute outside of the python interpreter

Lecture Schedule

- Overview why do we need a lecture on compilation and architecture?
- **Compilation** How do we translate a program from a humanaccessible language to a language that the processor understands
- Architecture How do processors execute programs?
- Example

Language



ISA



Language



ISA



int add(int a, int b) {
 return a + b;
}

Language



ISA



```
int add(int a, int b) {
    return a + b;
}
```

Officially defined by the specification

```
ISO standard: costs $200
~1400 pages
```

Language



int ad	dd(int	a,	, int	b)	{
ret	t urn a	+	b;		
}					

Officially defined by the specification

ISO standard: costs \$200 ~1400 pages

ISA



official specification

Intel provides a specification: *free* 2200 pages

Language



```
int add(int a, int b) {
    return a + b;
}
```

Officially defined by the specification

ISO standard: costs \$200 ~1400 pages





???

official specification

Intel provides a specification: *free* 2200 pages

Language



```
int add(int a, int b) {
    return a + b;
}
```

Officially defined by the specification

ISO standard: costs \$200 ~1400 pages



```
add(int, int): # @add(int, int)
push rbp
mov rbp, rsp
mov dword ptr [rbp - 4], edi
mov dword ptr [rbp - 8], esi
mov eax, dword ptr [rbp - 4]
add eax, dword ptr [rbp - 8]
pop rbp
ret
```

official specification

Intel provides a specification: *free* 2200 pages

Language



```
int add(int a, int b) {
    return a + b;
}
```

Officially defined by the specification

```
ISO standard: costs $200
~1400 pages
```



<pre>add(int, int):</pre>					
sub sp,	sp, #16				
str w0,	[sp, #12]				
str w1,	[sp, #8]				
ldr w8,	[sp, #12]				
ldr w9,	[sp, #8]				
add w0,	w8, w9				
add sp,	sp, #16				
ret					
Quadratic formula

Quadratic formula

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

Quadratic formula

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$

Quadratic formula

$$x = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$



official specification

Intel provides a specification: *free* 2200 pages

There is not an ISA instruction that combines all these instructions!

$$x = (-b - sqrt(b*b - 4 * a * c)) / (2*a)$$

A compiler will turn this into an *abstract syntax tree* (AST)



post-order traversal, using temporary variables



post-order traversal, using temporary variables

r0 = neg(b);



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b;



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b; r2 = 4 * a;



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b; r2 = 4 * a; r3 = r2 * c;



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b; r2 = 4 * a; r3 = r2 * c; r4 = r1 - r3;



post-order traversal, using temporary variables



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b; r2 = 4 * a; r3 = r2 * c; r4 = r1 - r3; r5 = sqrt(r4); r6 = r0 - r5;



post-order traversal, using temporary variables



post-order traversal, using temporary variables

r0 = neg(b); r1 = b * b; r2 = 4 * a; r3 = r2 * c; r4 = r1 - r3; r5 = sqrt(r4); r6 = r0 - r5; r7 = 2 * a; r8 = r6 / r7;



post-order traversal, using temporary variables

r0 = neg(b);r1 = b * b;r2 = 4 * a;r3 = r2 * c;r4 = r1 - r3;r5 = sqrt(r4);r6 = r0 - r5;r7 = 2 * a;r8 = r6 / r7;x = r8;

- This is not exactly an ISA
 - unlimited registers
 - not always a 1-1 mapping of instructions.
- but it is much easier to translate to the ISA
- We call this an intermediate representation, or IR
- Examples of IR: LLVM, SPIR-V

1	<pre>// Type your code here, or load an example.</pre>
2	<pre>float sqrt(float x);</pre>
3	
4	<pre>float add(float a, float b, float c) {</pre>
5	<pre>return (-b - sqrt(b*b - 4 * a * c)) / (2*a);</pre>
6	
7	}
8	

Test and that a, that b, that is ; many (4 - spitche - i + s + c) / (but)

A-	✿ Output ▼ ▼ Filter ▼ 🗧 Libraries 🕂 Add new ▼ 🖌 Add tool ▼
1	
2	<pre>define dso_local float @_Z3addfff(float %0, float %1, float %2) #0 !dbg !</pre>
3	<pre>%4 = alloca float, align 4</pre>
4	<pre>%5 = alloca float, align 4</pre>
5	<pre>%6 = alloca float, align 4</pre>
6	<pre>store float %0, float* %4, align 4</pre>
7	call void @llvm.dbg.declare(metadata float* %4, metadata !12, metadata
8	<pre>store float %1, float* %5, align 4</pre>
9	call void @llvm.dbg.declare(metadata float* %5, metadata !14, metadata
10	<pre>store float %2, float* %6, align 4</pre>
11	call void @llvm.dbg.declare(metadata float* %6, metadata !16, metadata
12	<pre>%7 = load float, float* %5, align 4, !dbg !18</pre>
13	<pre>%8 = fneg float %7, !dbg !19</pre>
14	<pre>%9 = load float, float* %5, align 4, !dbg !20</pre>
15	<pre>%10 = load float, float* %5, align 4, !dbg !21</pre>
16	<pre>%11 = fmul float %9, %10, !dbg !22</pre>
17	<pre>%12 = load float, float* %4, align 4, !dbg !23</pre>
18	<pre>%13 = fmul float 4.000000e+00, %12, !dbg !24</pre>
19	<pre>%14 = load float, float* %6, align 4, !dbg !25</pre>
20	<pre>%15 = fmul float %13, %14, !dbg !26</pre>
21	<pre>%16 = fsub float %11, %15, !dbg !27</pre>
22	<pre>%17 = call float @_Z4sqrtf(float %16), !dbg !28</pre>
23	<pre>%18 = fsub float %8, %17, !dbg !29</pre>
24	<pre>%19 = load float, float* %4, align 4, !dbg !30</pre>
25	<pre>%20 = fmul float 2.000000e+00, %19, !dbg !31</pre>
26	<pre>%21 = fdiv float %18, %20, !dbg !32</pre>
27	ret float %21, !dbg !33
28	}

C program

llvm IR

Memory accesses

```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4

Unless explicitly expressed in the programming language, loads and stores are split into multiple instructions!

Zoom out

- This can be a lot if you don't have a compiler background; don't feel overwhelmed!
- To be successful in this class, you don't need to be an expert on compilation, ISAs, or IRs.
- The important thing is to have a mental model of how your complex code is broken down into instructions that are executed on hardware, especially loads and stores

Lecture Schedule

- Overview why do we need a lecture on compilation and architecture?
- Compilation How do we translate a program from a humanaccessible language to a language that the processor understands
- Architecture How do processors execute programs?
- Example

Architecture visual



A core executes a stream of sequential ISA instructions

A good mental model executes 1 ISA instruction per cycle

3 Ghz means 3B cycles per second 1 ISA instruction takes .33 ns

Compiled function #0

13		movd	eax, xmm0
14		xor	eax, 2147483648
15		movd	xmm0, eax
16		movss	dword ptr [rbp - 16], xmm0
17		movss	xmm0, dword ptr [rbp - 8]
18		mulss	xmm0, dword ptr [rbp - 8]
19		movss	xmm1, dword ptr [rip + .LCPI0_1]
20		mulss	xmm1, dword ptr [rbp - 4]
21		mulss	xmm1, dword ptr [rbp - 12]
22		subss	xmm0, xmm1
23		call	sqrt(float)
24		movaps	xmm1, xmm0
25		movss	xmm0, dword ptr [rbp - 16]
26		subss	xmm0, xmm1
27		movss	xmm1, dword ptr [rip + .LCPI0_0]
28		mulss	xmm1, dword ptr [rbp - 4]
20		divss	xmm0, xmm1
29			
29	-		Thread
23	-		Thread 0
23	-		Thread 0
23			Thread O
23			Thread O
23			Thread O

Sometimes multiple programs want to share the same core.

Compiled function #0

13	movd	eax, xmm0
14	xor	eax, 2147483648
15	movd	xmm0, eax
16	movss	dword ptr [rbp - 16], xmm0
17	movss	xmm0, dword ptr [rbp - 8]
18	mulss	xmm0, dword ptr [rbp - 8]
19	movss	<pre>xmm1, dword ptr [rip + .LCPI0_1]</pre>
20	mulss	xmm1, dword ptr [rbp - 4]
21	mulss	xmm1, dword ptr [rbp - 12]
22	subss	xmm0, xmm1
23	call	<pre>sqrt(float)</pre>
24	movaps	xmm1, xmm0
25	movss	xmm0, dword ptr [rbp - 16]
26	subss	xmm0, xmm1
27	movss	<pre>xmm1, dword ptr [rip + .LCPI0_0]</pre>
28	mulss	xmm1, dword ptr [rbp - 4]
29	divss	xmm0, xmm1

Thread 0

Compiled function #1

1100033	awora	Per L	- 74 -	101		xiiuii o	"
movss	xmm0,	dword	ptr	[rbp	-	8]	#
mulss	xmm0,	dword	ptr	[rbp	-	8]	
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_1] ;
mulss	xmm1,	dword	ptr	[rbp	-	4]	
mulss	xmm1,	dword	ptr	[rbp	-	12]	
subss	xmm0,	xmm1					
call	sqrt(float)					
movaps	xmm1,	xmm0					
movss	xmm0,	dword	ptr	[rbp	-	16]	#
subss	xmm0,	xmm1					
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_0];
mulss	xmm1,	dword	ptr	[rbp	_	4]	
divss	xmm0,	xmm1					
add	rsp,	16					

Thread 1



Sometimes multiple programs want to share the same core.

Compiled function #0

13	movd	eax, xmm0	
14	xor	eax, 2147483648	
15	movd	xmm0, eax	
16	movss	dword ptr [rbp - 16], xmm0	
17	movss	xmm0, dword ptr [rbp - 8]	
18	mulss	xmm0, dword ptr [rbp - 8]	
19	movss	xmm1, dword ptr [rip + .LCPI0_1]	
20	mulss	xmm1, dword ptr [rbp - 4]	
21	mulss	xmm1, dword ptr [rbp - 12]	
22	subss	xmm0, xmm1	
23	call	<pre>sqrt(float)</pre>	
24	movaps	xmm1, xmm0	
25	movss	xmm0, dword ptr [rbp - 16]	
26	subss	xmm0, xmm1	
27	movss	<pre>xmm1, dword ptr [rip + .LCPI0_0]</pre>	
28	mulss	xmm1, dword ptr [rbp - 4]	
29	divss	xmm0, xmm1	
		Thread 0)

Соге

Compiled function #1

110499	awora	Per L	- 22	101	-		"
movss	xmm0,	dword	ptr	[rbp	-	8]	#
mulss	xmm0,	dword	ptr	[rbp	-	8]	
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_1];
mulss	xmm1,	dword	ptr	[rbp	-	4]	
mulss	xmm1,	dword	ptr	[rbp	-	12]	
subss	xmm0,	xmm1					
call	sqrt(f	float)					
movaps	xmm1,	xmm0					
movss	xmm0,	dword	ptr	[rbp	-	16]	#
subss	xmm0,	xmm1					
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_0];
mulss	xmm1,	dword	ptr	[rbp	-	4]	
divss	xmm0,	xmm1					
add	rsp, 1	16					

Thread 1



The OS can preempt a thread (remove it from the hardware resource)

Sometimes multiple programs want to share the same core.

This is called concurrency: multiple threads taking turns executing on the same hardware resource

Compiled function #1

	anora	Por L	- D P		- 1	indit o	"
movss	xmm0,	dword	ptr	[rbp	-	8]	#
mulss	xmm0,	dword	ptr	[rbp	-	8]	
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_1	i
mulss	xmm1,	dword	ptr	[rbp	-	4]	
mulss	xmm1,	dword	ptr	[rbp	-	12]	
subss	xmm0,	xmm1					
call	sqrt(1	float)					
movaps	xmm1,	xmm0					
movss	xmm0,	dword	ptr	[rbp	-	16]	#
subss	xmm0,	xmm1					
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_0	1 7
mulss	xmm1,	dword	ptr	[rbp	-	4]	
divss	xmm0,	xmm1					
add	rsp, 1	L6					

Compiled function #0

13	movd e	eax, xmm0
14	xor e	eax, 2147483648
15	movd 2	xmm0, eax
16	movss	word ptr [rbp - 16], xmm0
17	movss 2	mm0, dword ptr [rbp - 8]
18	mulss 2	mm0, dword ptr [rbp - 8]
19	movss	<pre>smm1, dword ptr [rip + .LCPI0_1]</pre>
20	mulss 2	xmm1, dword ptr [rbp - 4]
21	mulss 2	xmm1, dword ptr [rbp - 12]
22	subss 2	xmm0, xmm1
23	call s	<pre>sqrt(float)</pre>
24	movaps 2	xmm1, xmm0
25	movss	xmm0, dword ptr [rbp - 16]
26	subss 2	xmm0, xmm1
27	movss 2	<pre>xmm1, dword ptr [rip + .LCPI0_0]</pre>
28	mulss 2	xmm1, dword ptr [rbp - 4]
29	divss 2	xmm0, xmm1

Thread 1



Thread 2



And place another thread to execute

Preemption can occur:

- when a thread executes \bullet a long latency instruction
- periodically from the OS to ٠ provide fairness
- explicitly using sleep ulletinstructions

Compiled function #1

	anora	Por L	- 2 5	- · · · / /	1	111110 <i>n</i>	
movss	xmm0,	dword	ptr	[rbp	-	8] #	
mulss	xmm0,	dword	ptr	[rbp	-	8]	
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_1] ;	
mulss	xmm1,	dword	ptr	[rbp	-	4]	
mulss	xmm1,	dword	ptr	[rbp	-	12]	
subss	xmm0,	xmm1				_	
call	sqrt(f	float)				_	
movaps	xmm1,	xmm0				_	
movss	xmm0,	dword	ptr	[rbp	-	16] #	
subss	xmm0,	xmm1				_	
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_0];	
mulss	xmm1,	dword	ptr	[rbp	-	4]	
divss	xmm0,	xmm1				_	
add	rsp, 1	L6					

CO

Core

Compiled function #0

13	movd eas	x, xmm0
14	xor ea	x, 2147483648
15	movd xm	n0, eax
16	movss dwo	ord ptr [rbp - 16], xmm0
17	movss xm	n0, dword ptr [rbp - 8]
18	mulss xmr	n0, dword ptr [rbp - 8]
19	movss xmi	al, dword ptr [rip + .LCPI0_1]
20	mulss xmr	al, dword ptr [rbp - 4]
21	mulss xmr	al, dword ptr [rbp - 12]
22	subss xm	n0, xmm1
23	call sq	t(float)
24	movaps xm	n1, xmm0
25	movss xmi	n0, dword ptr [rbp - 16]
26	subss xm	n0, xmm1
27	movss xmi	al, dword ptr [rip + .LCPI0_0]
28	mulss xmr	al, dword ptr [rbp - 4]
29	divss xm	n0, xmm1

Thread 2

Thread 1



And place another thread to execute

Multicores

Threads can execute simultaneously.

This is also concurrency. But the simultaneously called parallelism.

parallelism implies concurrency, but not the other way around.

Compiled function #0

13 14

movd	eax, xmm0
xor	eax, 2147483648
movd	xmm0, eax
movss	dword ptr [rbp - 16], xmm0
movss	xmm0, dword ptr [rbp - 8]
mulss	xmm0, dword ptr [rbp - 8]
movss	<pre>xmm1, dword ptr [rip + .LCPI0_1]</pre>
mulss	xmm1, dword ptr [rbp - 4]
mulss	xmm1, dword ptr [rbp - 12]
subss	xmm0, xmm1
call	<pre>sqrt(float)</pre>
movaps	xmm1, xmm0
movss	xmm0, dword ptr [rbp - 16]
subss	xmm0, xmm1
movss	xmm1, dword ptr [rip + .LCPI0_0]
mulss	xmm1, dword ptr [rbp - 4]
divss	xmm0, xmm1

CO

Core

Thread 0

Compiled function #1

110499	aword	Per L	- 44-		-	muno	"
movss	xmm0,	dword	ptr	[rbp	-	8]	#
mulss	xmm0,	dword	ptr	[rbp	-	8]	
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_1] ;
mulss	xmm1,	dword	ptr	[rbp	-	4]	
mulss	xmm1,	dword	ptr	[rbp	-	12]	
subss	xmm0,	xmm1					
call	sqrt(1	float)					
movaps	xmm1,	xmm0					
movss	xmm0,	dword	ptr	[rbp	-	16]	#
subss	xmm0,	xmm1					
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_0] ;
mulss	xmm1,	dword	ptr	[rbp	-	4]	
divss	xmm0,	xmm1					
add	rsp, 1	L6					

Thread 1



Core

Multicores

This is fine if threads are independent: e.g. running Chrome and Spotify at the same time.

If threads need to cooperate to run the program, then they need to communicate through memory

Compiled function #0

13	movd ea	.x, xmm0
14	xor ea	x, 2147483648
15	movd xr	m0, eax
16	movss dv	ord ptr [rbp - 16], xmm0
17	movss xr	m0, dword ptr [rbp - 8]
18	mulss xr	m0, dword ptr [rbp - 8]
19	movss xr	m1, dword ptr [rip + .LCPI0_1]
20	mulss xr	m1, dword ptr [rbp - 4]
21	mulss xr	m1, dword ptr [rbp - 12]
22	subss xr	m0, xmm1
23	call so	rt(float)
24	movaps xr	m1, xmm0
25	movss xI	m0, dword ptr [rbp - 16]
26	subss xr	m0, xmm1
27	movss xI	m1, dword ptr [rip + .LCPI0_0]
28	mulss xr	m1, dword ptr [rbp - 4]
29	divss xr	m0, xmm1

Thread 0

Compiled function #1

110499	awora	Per L	- vp -		-		
movss	xmm0,	dword	ptr	[rbp	-	8] #	£
mulss	xmm0,	dword	ptr	[rbp	-	8]	I
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_1]	i
mulss	xmm1,	dword	ptr	[rbp	-	4]	I
mulss	xmm1,	dword	ptr	[rbp	-	12]	I
subss	xmm0,	xmm1					I
call	sqrt(1	loat)					I
movaps	xmm1,	xmm0					I
movss	xmm0,	dword	ptr	[rbp	-	16] #	£
subss	xmm0,	xmm1					I
movss	xmm1,	dword	ptr	[rip	+	.LCPI0_0]	i
mulss	xmm1,	dword	ptr	[rbp	-	4]	I
divss	xmm0,	xmm1					
add	rsp, 1	16					
							-

Thread 1





Core

CO

store(a0, 128)





C2 C0 C1 C3 DRAM a0:128 a1:? an:? . . .

r0 = load(a0)



Problem solved! Threads can communicate!



Problem solved! Threads can communicate!

reading a value takes ~200 cycles



Problem solved! Threads can communicate!

reading a value takes ~200 cycles

Bad for parallelism, even worse for sequential programs



```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4


```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4

200 cycles



```
int increment(int *a) {
    a[0]++;
}
```

<mark>%5 = load i32, i32* %</mark> 4	200 cycles
<mark>%6 = add</mark> nsw i32 %5 , 1	1 cycles
store i32 %6, i32* %4	



```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4 200 cycles %6 = add nsw i32 %5, 1 1 cycles store i32 %6, i32* %4 200 cycles



```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4 %6 = add nsw i32 %5, 1 store i32 %6, i32* %4

200 cycles 1 cycles 200 cycles

401 cycles



```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4 %6 = add nsw i32 %5, 1 store i32 %6, i32* %4

200 cycles 1 cycles 200 cycles

401 cycles

int x = 0; for (int i = 0; i < 100; i++) { increment(&x); }



```
int increment(int *a) {
    a[0]++;
}
```

%5 = load i32, i32* %4 %6 = add nsw i32 %5, 1 store i32 %6, i32* %4

200 cycles 1 cycles 200 cycles

401 cycles

int x = 0; for (int i = 0; i < 100; i++) { increment(&x); }









DRAM

Many GBs (or even TBs)











int increment(int *a) {
 a[0]++;
}

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4



int increment(int *a) {
 a[0]++;
}

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4

4 cycles



Assuming the value is in the cache!

int increment(int *a) {
 a[0]++;
}

%5 =	load	i32	, i	32*	<mark>%4</mark>
%6 =	add	ทรพ	i32	%5	,1
store	i32	<mark>%6</mark> ,	i32	2* 2	%4

4 cycles 1 cycles



int increment(int *a) {
 a[0]++;
}

%5 =	load	i32	, i3	32*	<mark>%</mark> 4
%6 =	add	ทรพ	i32	<mark>%5</mark>	, 1
store	i32	<mark>%6</mark> ,	i32	2* 2	<mark>%4</mark>

4 cycles 1 cycles 4 cycles



int increment(int *a) {
 a[0]++;
}

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4

4 cycles 1 cycles 4 cycles

9 cycles!



Cache organization

- Cache line size for x86: 64 bytes:
 - 64 chars
 - 32 shorts
 - 16 float or int
 - 8 double or long
 - 4 long long

Assume a[0] is not in the cache

Caches

int increment(int *a) {
 a[0]++;
}

%5 = load i32, i32* %4
%6 = add nsw i32 %5, 1
store i32 %6, i32* %4



Assume a[0] is not in the cache



}

```
int increment_several(int *a) {
    a[0]++;
    a[15]++;
    a[16]++;
```



```
int increment_several(int *a) {
    a[0]++;
    a[15]++;
    a[16]++;
}
```



```
int increment_several(int *a) {
    a[0]++;
    a[15]++;
    a[16]++;
}
```

will be a hit because we've loaded a[0] cache line



```
int increment_several(int *a) {
    a[0]++;
    a[15]++;
    a[16]++;
}
```

Miss



```
int increment_several(int *b) {
    b[0]++;
    b[15]++;
}
```

```
int foo(int *a) {
    increment_several(a[8])
```



```
int increment_several(int *b) {
    b[0]++;
    b[15]++;
}
```

```
int foo(int *a) {
    increment_several(a[8])
```









- Malloc typically returns a pointer with "good" alignment.
 - System specific, but will be aligned at least to a cache line, more likely a page
- For very low-level programming you can use special aligned malloc functions
- Prefetchers will also help for many applications (e.g. streaming)

- Malloc typically returns a pointer with "good" alignment.
 - System specific, but will be aligned at least to a cache line, more likely a page
- For very low-level programming you can use special aligned malloc functions
- Prefetchers will also help for many applications (e.g. streaming)

```
for (int i = 0; i < 100; i++) {
    a[i] += b[i];
}</pre>
```

prefetcher will start collecting consecutive data in the cache if it detects patterns like this.

Next lecture

- Cache associativity
- Cache coherence
- False Sharing