The Life and Adventures of LLVM From Bytecode to the Executables

Rithik Sharma, PhD Student





Parsers



Parsers

SSA/Three address code

Santa Change and Santa Santa



Parsers

Non- Ambiguous grammars

Sector and the sector of the s

SSA/Three address code

Santa Change and Santa Santa



Parsers

an search and a sear In the search and a s

Non- Ambiguous grammars

The second s

SSA/Three address code

an maker in the company the state of the

Production rules

and the reference of the star

Scanners

Parsers

Non- Ambiguous grammars

And the in the main state of the sea

and the second second

SSA/Three address code

Production rules

an the state build and the state when the base of the state of the state of the state of the state of the state

Techniques used by compilers

Souther and the second s

How does this talk align with the compiler class?

- How does this talk align with the compiler class?
- What are some shortcomings of early compilers?

with the compiler class?

Motivation? • What are some shortcomings of early compilers?

• What are some shortcomings of early compilers?

• Performance

- What are some shortcomings of early compilers?
 - Performance
 - Re-usability

- What are some shortcomings of early compilers?
 - Performance
 - Re-usability
 - Optimizations

- What are some shortcomings of early compilers?
 - Performance
 - Re-usability
 - Optimizations
 - Correctness

- What are some shortcomings of early compilers?
 - Performance
 - Re-usability
 - Optimizations
 - Correctness
 - Scaling

Motivation? What are some shortcomings of early compilers?



Picture credits: Bob the Builder

Even Bob the Builder, is confused about where to start

Motivation? • What are some shortcomings of early compilers?

We need a modern compiler!

Picture credits: Bob the Builder





Low Level Virtual Machine

























































Motivation? Introduction to LLVM



Picture credits: Bob the Builder

Motivation? Introduction to LLVM



What happens inside the front end?

Lexical Analysis

Lexical Analysis (tokenization or scanning)


- keywords, literals, and operators.
- "5 + 3 * (7 2)"

Token: Integer Value: 5 **Token: Integer** Value: 7 **Token: Operator Value: -Token: Operator Value: + Token: Integer** Value: 3 **Token: Integer** Value: 2 **Token: Operator Value: * Token: Right Parenthesis Value:) Token: Left Parenthesis** Value: (

• It breaks the source code into individual tokens, such as identifiers,

Example of lexical analysis for a simple arithmetic expression:

Motivation? Introduction to LLVM



What happens inside the front end?

- Lexical Analysis
- Syntax Analysis

Syntax Analysis


- It builds the abstract syntax tree (AST) from the tokens.
- Capturing the relationships between different elements and their corresponding expressions, statements, and declarations.

expr -> term expr -> expr + term term -> factor term -> term * factor factor -> Integer factor -> (expr)

AST represents the hierarchical structure of the source code.

expr term + factor term factor * factor

Motivation? Introduction to LLVM



What happens inside the front end?

- Lexical Analysis
- Syntax Analysis
- Semantic Analysis


Semantic Analysis

- during lexical and syntax analysis alone.

 Semantic analysis ensures the program is well-formed and meaningful according to the language's rules and specifications.

It helps catch errors and inconsistencies that may not be detected

Motivation? Introduction to LLVM



What happens inside the front end?

- Lexical Analysis
- Syntax Analysis
- Semantic Analysis
- LLVM IR generation

• LVM R generation.

#include <iostream>

int main() {
 int x = 5;
 int y = 10;
 int z = x + y;
 return 0;
}

C++ Code

У


LLVM IR generation.

```
define dso_local noundef i32 @main() #4 {
  %1 = alloca i32, align 4
  %2 = alloca i32, align 4
  %3 = alloca i32, align 4
 \%4 = alloca i 32, align 4
  store i32 0, i32* %1, align 4
  store i32 5, i32* %2, align 4
  store i32 10, i32* %3, align 4
  %5 = load i32, i32* %2, align 4
  %6 = load i32, i32* %3, align 4
  %7 = add nsw i32 %5, %6
  store i32 %7, i32* %4, align 4
  ret i32 0
```

; Function Attrs: mustprogress noinline norecurse nounwind optnone uwtable

LLVM IR

Motivation? Introduction to LLVM



What happens inside the front end?

- Lexical Analysis
- Syntax Analysis
- Semantic Analysis
- LLVM IR generation

 Optional Optimizations

Optional Optimizations

• replaces them with their computed values.

```
define dso_local noundef i32 @main() #4 {
 %1 = alloca i32, align 4
 %2 = alloca i32, align 4
 %3 = alloca i32, align 4
 %4 = alloca i32, align 4
 store i32 0, i32* %1, align 4
 store i32 5, i32* %2, align 4
 store i32 10, i32* %3, align 4
 %5 = load i32, i32* %2, align 4
 %6 = load i32, i32* %3, align 4
 %7 = add nsw i32 %5, %6
 store i32 %7, i32* %4, align 4
 ret i32 0
```

Constant folding - simplifies expressions involving constants and

; Function Attrs: mustprogress noinline norecurse nounwind optnone uwtable

Optional Optimizations


• replaces them with their computed values.

```
define dso_local noundef i32 @main() #4 {
 \%1 = alloca i 32, align 4
 \%2 = alloca i 32, align 4
 \%3 = alloca i 32, align 4
 \%4 = alloca i32, align 4
 store i32 0, i32* %1, align 4
 store i32 5, i32* %2, align 4
 store i32 10, i32* %3, align 4
  %7 = add nsw i32 5, 10
  store i32 %7, i32* %4, align 4
  ret i32 0
```

Constant folding - simplifies expressions involving constants and

; Function Attrs: mustprogress noinline norecurse nounwind optnone uwtable

Motivation? Introduction to LLVM



What happens inside the front end?

- Lexical Analysis
- Syntax Analysis
- Semantic Analysis
- LLVM IR generation
- Optimizations
- Warnings and errors

Warnings and errors.

#include <iostream>

int main() { int x = 5;int y = 10;int z = x * y; // Warning: Unused variable return 0; // Error: Missing semicolon

Warnings and errors.

int z = x * y; // Warning: Unused variable 1 warning generated.


return 0 // Error: Missing semicolon 1 error generated.

program.cpp:7:9: warning: unused variable 'z' [-Wunused-variable]

program.cpp:9:13: error: expected ';' after return statement

Clang error and warnings

Motivation? Introduction to LVM



What happens inside the middle end?

• Data Flow Analysis (DFA)

Middle end

Data Flow Analysis (DFA)

#include <iostream>


```
int main() {
    int x = 10;
    int y = 5;
    int z;
   if (x > y) {
        z = x + y;
    } else {
        z = x - y;
    }
    return 0;
٦.
```



• Data Flow Analysis (DFA)

#include <iostream>


```
int main() {
    int x = 10;
    int y = 5;
    int z;
    if (x > y) {
        z = x + y;
    } else {
        z = x - y;
    }
    return 0;
}
```



LLVM Is there a dead code?


#include <iostream>

```
int main() {
    int x = 10;
    int y = 5;
    int z;
    if (x > y) {
        z = x + y;
    } else {
        z = x - y;
    }
    return 0;
}
```




• Yes!

#include <iostream> int main() { int x = 10; int y = 5; int z; if (x > y) { z = x + y; } else { z = x - y; } return 0; }



Motivation? Introduction to LVM




What happens inside the middle end?

- Data Flow Analysis (DFA)
- Control Flow Analysis
 (CFA)

Middle end

Motivation? Introduction to LVM




What happens inside the middle end?

- Data Flow Analysis (DFA)
- Control Flow Analysis
 (CFA)
- Alias Analysis (AA)

Middle end


Motivation? Introduction to LIVM



What happens inside the middle end?

- Data Flow Analysis (DFA)
- Control Flow Analysis
 (CFA)
- Alias Analysis (AA)
- Data Dependence Analysis (DDA)

Motivation? Introduction to LVM




What happens inside the middle end?

- Optimizations
 - Transformation passes
 - Analysis passes

Middle end

Motivation? Introduction to LVM



What happens inside the middle end?


- Optimizations
- Optimization ordering

Middle end

Optimization ordering

- The reason behind ordering? What if there is a functionality change?
- Transformation and Analysis passes.

Motivation? Introduction to LVM




What happens inside the middle end?


- Optimizations
- Optimization ordering
- Generating optimized
 LLVM-IR

Middle end

Motivation? Introduction to LIVM




Motivation? Introduction to LLVM




What happens inside the back end?

Target-Specific Code
 Generation



Motivation? Introduction to LLVM



What happens inside the back end?

- Target-Specific Code
 Generation
- Instruction Selection

Instruction Selection

- Instruction Matching
- Cost analysis and pattern matching
- DAG (Directed Acyclic Graph)

Instruction Selection

DAG (Directed Acyclic Graph)

- wide range of target architectures.

 DAG (Directed Acyclic Graph) - It captures the dependencies and operations of the program as nodes and edges in a directed graph. Each node in the DAG represents an operation or value, and the edges represent the data flow between them.

 Overall, DAG-based instruction selection in LLVM's backend is crucial in mapping high-level IR to target-specific machine code, enabling efficient and optimized code generation for a

Instruction Selection

Global ISEL (Global Instruction Selection)

- basis, as done in the DAG approach.
- across the entire function or module.
- and improved cache locality.


• It aims to improve instruction selection by performing the selection process across the entire function or module globally rather than on a per-basic-block

Improved Code Quality: By considering a broader context and optimizing

 Code Sharing: Global ISEL can identify opportunities for code sharing and reuse across different basic blocks and paths, leading to reduced code size

 Simplified Code Generation: With Global ISEL, the instruction selection process becomes more unified and cohesive since it operates globally.

Motivation? Introduction to LLVM



What happens inside the back end?

- Target-Specific Code
 Generation
- Instruction Selection
- Instruction Scheduling


Instruction Scheduling

- code.

 The backend determines the order of instructions to be executed to maximize the performance of the generated

 Instruction scheduling considers factors such as instruction dependencies, pipeline hazards, and the target architecture's specific execution characteristics to minimize stalls and improve instruction-level parallelism.

Motivation? Introduction to LLVM



What happens inside the back end?

- Target-Specific Code
 Generation
- Instruction Selection
- Instruction Scheduling
- Register Allocation

Register Allocation


- unlimited and can hold any value.
- without the limitations of physical registers.
- registers may conflict with each other.

Virtual Register Allocation - virtual registers are initially

This allows for efficient analysis and optimization

Register Interference Analysis - determine which virtual


Motivation? Introduction to LLVM




What happens inside the back end?

- Target-Specific Code
 Generation
- Instruction Selection
- Instruction Scheduling
- Register Allocation
- Code emission

Motivation? Introduction to LIVM





Benefits of LLVM

Modularity and Extensibility

- Benefits of LLVM
 - Modularity and Extensibility
 - Portability

- Benefits of LLVM
 - Modularity and Extensibility
 - Portability
 - Optimizations

- Benefits of LLVM
 - Modularity and Extensibility
 - Portability
 - Optimizations
 - Just in time, execute the code on the fly

- Benefits of LLVM
 - Modularity and Extensibility
 - Portability
 - Optimizations
 - Just in time, execute the code on the fly
 - Supported tools (LLDB, GDB)

- Benefits of LLVM
 - Modularity and Extensibility
 - Portability
 - Optimizations
 - Just in time, execute the code on the fly
 - Supported tools (LLDB, GDB)
 - Community and easier Adoption

Thank you: